RS_ENCODER DVBC RS encoder - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: RS_ENCODER

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
3kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
sunmingang

Description: DVBC RS encoder

Downloaders recently: [More information of uploader sunmingang]

To Search: RS

[OFDM_transcirpts] - Chung Cheng University Taiwan Research I
[RS] - reed selemon encoder vhdl code
[rs_encoder] - RS encoder to achieve the fpga, and TEST
[RS(204.188)design] - RS (204,188) decoder that the original d
[IDCT] - Using verilog HDL language of the IDCT p
[RANDOMIZATION] - DVB data randomization procedures, stand
[SYMBOL_MAPPING] - DVB QAM symbol mapping! Has been applied
[CONVOLUTIONAL_INTERLEAVER] - DVB data interleaving, interleaving dept
[asi_framesync] - Be found in TS stream from the serial sy
[PIPE_LINING_CPU_TEAM_24] - Quatus II compiled by the environment,

File list (Check if you may need any files):

RS_ENCODER.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.