Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: XYJ Download
 Description: washing machine controler
 Downloaders recently: [More information of uploader yhbb101]
 To Search:
  • [shanshuo] - system of the industrial cycle scintilla
  • [579] - Washing machine timer realize the source
  • [Autowasher] - This is a digital logic course design re
  • [TaxiPriceCounter] - Digital logic experiment works, develope
  • [counter] - Using Verilog HDL language, such as FPGA
  • [washer] - Washing machine controller options runni
File list (Check if you may need any files):
xyj
...\bz1
...\...\bz1.asm.rpt
...\...\bz1.done
...\...\bz1.fit.eqn
...\...\bz1.fit.rpt
...\...\bz1.fit.summary
...\...\bz1.flow.rpt
...\...\bz1.map.eqn
...\...\bz1.map.rpt
...\...\bz1.map.summary
...\...\bz1.pin
...\...\bz1.pof
...\...\bz1.qpf
...\...\bz1.qsf
...\...\bz1.qws
...\...\bz1.sof
...\...\bz1.tan.rpt
...\...\bz1.tan.summary
...\...\bz1.vhd
...\...\cmp_state.ini
...\...\db
...\...\..\bz1.asm.qmsg
...\...\..\bz1.cbx.xml
...\...\..\bz1.cmp.cdb
...\...\..\bz1.cmp.hdb
...\...\..\bz1.cmp.rdb
...\...\..\bz1.cmp.tdb
...\...\..\bz1.cmp0.ddb
...\...\..\bz1.db_info
...\...\..\bz1.eco.cdb
...\...\..\bz1.fit.qmsg
...\...\..\bz1.hier_info
...\...\..\bz1.hif
...\...\..\bz1.map.cdb
...\...\..\bz1.map.hdb
...\...\..\bz1.map.qmsg
...\...\..\bz1.pre_map.cdb
...\...\..\bz1.pre_map.hdb
...\...\..\bz1.psp
...\...\..\bz1.rpp.qmsg
...\...\..\bz1.rtlv.hdb
...\...\..\bz1.rtlv_sg.cdb
...\...\..\bz1.rtlv_sg_swap.cdb
...\...\..\bz1.sgate.rvd
...\...\..\bz1.sgdiff.cdb
...\...\..\bz1.sgdiff.hdb
...\...\..\bz1.signalprobe.cdb
...\...\..\bz1.sld_design_entry.sci
...\...\..\bz1.sld_design_entry_dsc.sci
...\...\..\bz1.syn_hier_info
...\...\..\bz1.tan.qmsg
...\...\..\bz1_cmp.qrpt
...\div
...\...\cmp_state.ini
...\...\db
...\...\..\div.asm.qmsg
...\...\..\div.cbx.xml
...\...\..\div.cmp.cdb
...\...\..\div.cmp.hdb
...\...\..\div.cmp.rdb
...\...\..\div.cmp.tdb
...\...\..\div.cmp0.ddb
...\...\..\div.db_info
...\...\..\div.eco.cdb
...\...\..\div.fit.qmsg
...\...\..\div.hier_info
...\...\..\div.hif
...\...\..\div.map.cdb
...\...\..\div.map.hdb
...\...\..\div.map.qmsg
...\...\..\div.pre_map.cdb
...\...\..\div.pre_map.hdb
...\...\..\div.psp
...\...\..\div.rtlv.hdb
...\...\..\div.rtlv_sg.cdb
...\...\..\div.rtlv_sg_swap.cdb
...\...\..\div.sgdiff.cdb
...\...\..\div.sgdiff.hdb
...\...\..\div.signalprobe.cdb
...\...\..\div.sld_design_entry.sci
...\...\..\div.sld_design_entry_dsc.sci
...\...\..\div.syn_hier_info
...\...\..\div.tan.qmsg
...\...\..\div_cmp.qrpt
...\...\div.asm.rpt
...\...\div.done
...\...\div.fit.eqn
...\...\div.fit.rpt
...\...\div.fit.summary
...\...\div.flow.rpt
...\...\div.map.eqn
...\...\div.map.rpt
...\...\div.map.summary
...\...\div.pin
...\...\div.pof
...\...\div.qpf
...\...\div.qsf
...\...\div.qws
...\...\div.sof
    

CodeBus www.codebus.net