Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xiaoxipro Download
 Description: A multi-function products in the world electronic clock verilog source code, including leap year and many other features, can be directly downloaded into the fpga to use
 Downloaders recently: [More information of uploader johnnyz]
 To Search:
  • [dianzishizhong] - Electronic clock showing the time and da
  • [clock] - Verilog HDL language-based electronic be
  • [sopcfpga] - Sample source code for An Altera Cyclone
  • [LCD] - module lcd_driver(clk,rst,LCD_DATA,RS,RW
File list (Check if you may need any files):
au.v
clk1000hz.v
clock.v
day_c.v
month_c.v
rev_6
.....\alt_max2.vo
.....\clock.acf
.....\clock.edf
.....\clock.fit
.....\clock.fse
.....\clock.hex
.....\clock.hif
.....\clock.mmf
.....\clock.ndb
.....\clock.pin
.....\clock.plg
.....\clock.pof
.....\clock.rpt
.....\clock.sat
.....\clock.snf
.....\clock.sof
.....\clock.srd
.....\clock.srm
.....\clock.srr
.....\clock.srs
.....\clock.tcl
.....\clock.tlg
.....\clock.ttf
.....\clock.vm
.....\clock.vo
.....\clock_cons.tcl
.....\clock_rm.tcl
scan.v
seven_seg.v
three_eight.v
timer.v
up_count_10.v
up_count_1000.v
up_count_125.v
up_count_500.v
up_count_6.v
up_count_7.v
year_c.v
    

CodeBus www.codebus.net