Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shukongfenpinqi Download
 Description: NC divider d esign of its function is when the input given different input data, input the clock signal will have different frequency than, for example 3 is to use the NC prescaler count preset value of the adder parallel counter design is completed, the method is to count the number of overflow bit with preset load to the input signal phase.
 Downloaders recently: [More information of uploader 123805484]
 To Search: shukongfenpin
  • [frequent] - Divider based on the NC VHDL design sour
  • [clock_divider] - Generate arbitrary decimal divider princ
  • [EDA2] - NC crossover study design, analysis and
File list (Check if you may need any files):
数控分频器的设计.txt
    

CodeBus www.codebus.net