FPGA3.~(6).SchDoc.Zip A demodulator for digital ap - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: FPGA3.~(6).SchDoc.Zip

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
73kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
david_keng

Description: A demodulator for digital applications, mainly for the application of digital receiver

Downloaders recently: [More information of uploader david_keng]

To Search: schdoc

[psk] - The use of VHDL language to achieve, alt
[rake_mrc] - RAKE receiver to achieve the maximal rat
[sinwave] - Using verilog HDL ladder generated sine
[WebSite1] - Laboratory management site, students are
[oracle+ppt] - ORACLE PPT ENGLISH ORACLE PPT ENGLISH
[TheDigitalFilterDesignInAKindOfDigitalReceiver] - In this paper, the preparation of a MATL
[ca] - Based on vhdl/verilog of the gps receive

File list (Check if you may need any files):

FPGA3.~(6).SchDoc

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.