Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ca Download
 Description: Based on vhdl/verilog of the gps receiver pseudo-random code generation process. Simulation has been integrated.
 Downloaders recently: [More information of uploader bakebear]
 To Search: Verilog GPS gps vhdl Verilog receiver GPS VH verilog
  • [aes_core] - AES Advanced Encryption Algorithm Verilo
  • [IEEE1149JTAG] - JTAG IEEE 1149 standard, good Dongdong,
  • [GPSwsjmscyl] - Gps detailed pseudo-random code generati
  • [c_a] - GPS in the C/A code generated simple log
  • [fft_verilog] - Verilog hardware description language wi
  • [VLSIrfid] - VLSI implementation of RFID
  • [code_gen_rtl] - GPS/GLONASS PRN code generator. VHDL sou
  • [fft2] - 512 points, eight base 2fft program. Bas
  • [CAcode] - CA Code of FPGA implementation, verilog
  • [HAS160] - HAS-160 Cipher algorithm verilog code
File list (Check if you may need any files): 
ca\ca1.v
..\LFSR_10bits11.v
..\LFSR_10bits21.v
ca

CodeBus www.codebus.net