Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Simulate Download
 Description: FPGA to control the signal sampling point by point AD, AD conversion and serial data sent.
 Downloaders recently: [More information of uploader zhoutong_22]
File list (Check if you may need any files):
Simulate.v
    

CodeBus www.codebus.net