Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop
Title: AIC Download
 Description: Use FPGA/CPLD to set up voice AD, DA conversion chip AIC23, FPGA/CPLD system clock to 24.576MHz 1. AIC system clock is 12.288 MHz, and SPI clock is 6.144MHz 2. AIC is in the master mode 3. The input bit length 16bit output bit length 16bit MSB first 4. Frame synchronization at 96KHz-The use of FPGA/CPLD set voice AD, DA conversion chip AIC23, FPGA/CPLD system clock for The 24.576MHz 1, AIC system clock is 12.288MHz, SPI clock is 6.144MHz 2, AIC is in master mode 3, input bit length 16bit output bit length 16bit MSB first 4, frame synchronization at 96KHz
 Downloaders recently: [More information of uploader vozhj]
 To Search: fpga da FPGA AIC cpld da FPGA SPI AIC23 SPI FPGA VHDL FRAME bit synchronization CPLD FPGA aic23 fpga
File list (Check if you may need any files): 
AIC.v

CodeBus www.codebus.net