Description: FPGA-based all-digital phase-locked loop design, with the design process and design thinking
To Search:
- [verilogpll] - using Verilog language prepared by the D
- [my_pll] - VHDL, the use of lock-in-law to achieve
- [all_digital_phase_locked_loop] - a DPLL on the good paper, and a great ef
- [pll1] - The program s function is to achieve the
- [FPGA-DPLL] - FPGA-based realization of a new type of
- [pll] - Collection of digital phase-locked loop
- [fq_div] - pll 64 multiplier PLL multiplier used to
- [DPLL(VHDL)] - The use of VHDL language of digital phas
- [2009] - Intelligent all-digital phase-locked loo
- [255] - All-digital PLL Verilog source code, thr
File list (Check if you may need any files):
FPGA444555443.pdf
Download