FPGA-DPLL FPGA-based realization of a new type of - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: FPGA-DPLL

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
177.15kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
smr1113

Description: FPGA-based realization of a new type of digital phase-locked loop

Downloaders recently: [More information of uploader smr1113]

To Search: DPLL dpll vhdl FPGA VHDL dpll

[pll] - pll.vhd : PLL written in VHDL hardware l
[FPGA-baseddigitalPLLdesign.Rar] - prepared using VHDL they simply based on
[fir-random] - Programming : low-pass digital filter de
[DPLL_Circuit] - In this paper, that all-digital phase-lo
[LanMsg4public] - err
[NewWayOfDPLLdesign] - The use of VHDL language design DPLL (di
[dpll] - dpll

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.