shiftreg Verilog realization , with the test docum

Title: shiftreg

Description: Verilog realization shiftreg, with the test document. Document rather complete, and can be downloaded to test the

Downloaders recently: [More information of uploader nigoxstanly]

To Search: Verilog shiftreg

[QuartusIIChineseuserguide(Englishtranslatio] - Quartus II Chinese user guide (English v
[sine] - Verilog language prepared by the sine wa
[ahead_adder] - Verilog language using an 8bit realize t
[cdma1x-rtsp] - CDMA2000-1X network for mobile streaming
[adder4] - Verilog Adder, additional test file Mode
[signal] - Sinx cosx generate quadrature modulation
[verilog] - A simple state machine. V file containin
[VerilogHDL_training] - Verilog based on exercises, how to intro
[SPI_MISO] - SPI

File list (Check if you may need any files):

Main Category