Description: Arbitrary always precise frequency of 5 minutes to deal with, and no glitches, very good.
- [fen] - Verilog, 4,5 dividers, five dividers rat
- [news5f] - Verilog HDL prepared by the five-frequen
- [FPGAnewdesign] - in FPGA design solutions on how to elimi
- [pll] - pll clock in the FPGA to achieve the sou
- [miniuart] - VHDL code miniUART to achieve sub-module
- [TcpIp_industry_Lib] - This is the application of a lot of proj
- [pll] - Collection of digital phase-locked loop
- [StaticTimingAnalysis] - FPGA hardware design tutorials detailed
- [fenpinqi] - written in verilog divider, the maximum
- [FPGA_note] - This is mainly to learn FPGA design proc
File list (Check if you may need any files):
Download