Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - written using verilog

Search list

[VHDL-FPGA-Verilog] 16-bit数的偶数奇偶校验

Description: 16-bit数的偶数奇偶校验及阶乘运算，用verilog写-16-bit number of even parity and factorial computation, written using Verilog
Platform: | Size: 1024 | Author: 杨艳 | Hits:

[SCM] mcu_interface

Description: FPGA与单片机接口，用Verilog hdl写的，仿真波形正确。-FPGA and MCU interface, written using Verilog hdl, simulation waveform correctly.
Platform: | Size: 1024 | Author: | Hits:

[MPI] clock

Description: 用Verilog HDL写的数字时钟,已经在开发板上验证过的,绝对原创,使用数码管进行显示!-Written using Verilog HDL Digital Clock, has been verified in the development of on-board absolute originality, the use of digital tube display!
Platform: | Size: 2048 | Author: 吴俊泉 | Hits:

[Windows Develop] crc_wizard_v1_1

Description: 用Verilog写的CRC校验程序 非常不错-Written using Verilog procedures are very good CRC Checksum
Platform: | Size: 486400 | Author: westspeed | Hits:

[VHDL-FPGA-Verilog] DSO

Description: 用Verilog HDL 写的数字示波器的源代码，其中还包括VGA控制源代码-Written using Verilog HDL source code digital oscilloscope, including source code control VGA
Platform: | Size: 29696 | Author: 李斌 | Hits:

[VHDL-FPGA-Verilog] smallkeybaord

Description: 用verilog写的4*4小键盘按键检测程序。本工程已经编译好。可以直接在Atera DE1 Fpga开发板上运行-Written using Verilog 4* 4 keypad keys detection procedures. The project has been compiled. Directly in the development of Atera DE1 Fpga board run
Platform: | Size: 1594368 | Author: 王乔 | Hits:

[Windows Develop] Verilog_serdes

Description: 用verilog写的串并转换程序,希望对大家有用!-Written using Verilog string and the conversion process, in the hope that useful to everybody!
Platform: | Size: 1024 | Author: janew | Hits:

[SCM] mcu-cpld-spi

Description: mcu与cpld之间spi接口程序，mcu为master，cpld用verilog写成slave模块-mcu with spi interface program between the CPLD, mcu for the master, cpld written using Verilog slave module
Platform: | Size: 110592 | Author: 叶灿 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 组成原理的大作业，写一个计算器，用verilog语言写的-The composition of the major principles of operation, write a calculator, using the language written in Verilog
Platform: | Size: 8943616 | Author: 陈江 | Hits:

[VHDL-FPGA-Verilog] stbc

Description: STBC的硬件实现源代码，用Verilog语言写的-STBC hardware to achieve source code, written using Verilog language
Platform: | Size: 2048 | Author: 周金喜 | Hits:

[VHDL-FPGA-Verilog] AlteraFPGA_LM75

Description: 周立功的FPGA ARM 51的板子上的温度传感器，本样例基于FPGA用Verilog写的。-Ligong weeks of the FPGA ARM 51 temperature sensors on the board, the FPGA-based sample written using Verilog.
Platform: | Size: 2048 | Author: 王祥以 | Hits:

[VHDL-FPGA-Verilog] mouse

Description: 基于PS/2协议的鼠标驱动程序，用Verilog语言写成，可以用于任何型号的FPGA的驱动。-Based on PS/2 protocol mouse driver written using Verilog language can be used for any type of FPGA-driven.
Platform: | Size: 1024 | Author: wendy | Hits:

[VHDL-FPGA-Verilog] Verilog

Description: 一些用verilog编写的小程序，有全加器，计数器，比较器VGA显示，键盘扫描等-Some small programs written using verilog have full adder, counter, comparator VGA display, keyboard scanning, etc.
Platform: | Size: 8904704 | Author: 于苏 | Hits:

[VHDL-FPGA-Verilog] lcd12864

Description: 用Verilog写得FPGA实现lcd１２８６４的控制程序，在Ｑｕａｒｔｕｓ环境下调试通过-Written using Verilog FPGA implementation lcd12864 control program, the debugging environment by Quartus
Platform: | Size: 2048 | Author: 烙铁头 | Hits:

[VHDL-FPGA-Verilog] cordic-verilog

Description: 用Verilog写的cordic相位鉴别，采用8级的流水线的硬件设计-Written using Verilog cordic phase identification, using 8-level hardware design of the pipeline
Platform: | Size: 1024 | Author: 朱子翰 | Hits:

[VHDL-FPGA-Verilog] ddr2_test

Description: 一个用Verilog写的DDR2的控制器（我们项目是在Altera的FPGA）成功仿真，并且使用到了项目中控制DDR2-A written using Verilog DDR2 controller (our project in Altera' s FPGA) successful simulation, and used to control the DDR2 in project
Platform: | Size: 10875904 | Author: 左洪成 | Hits:

[VHDL-FPGA-Verilog] pipelined_fft_64

Description: 利用IP Core编写的Verilog程序，实现FFT变换，希望对大家有帮助。-Written using Verilog IP Core procedures to achieve FFT transformation, we want to help.
Platform: | Size: 99328 | Author: chengyungang | Hits:

[VHDL-FPGA-Verilog] NET2

Description: This file with the wavelet transf Mallat implementation of wavelet Verilog hdl code modules for radi Modelsim 6.6 crack, can be used f A written using Verilog DDR2 cont Simple CPU VHDL implementation an Dual-port RAM design, using Veril Verilog language, a hardware-base FPGA embedded project combat, Man Application FPGA, FPGA-chip hardw Mallat implementation of wavelet Layer of one-dimensional wavelet
Platform: | Size: 1852416 | Author: sansfroid | Hits:

[VHDL-FPGA-Verilog] small-programs-using-verilog

Description: 148个用verilog编写的小程序，易于初学者学习，部分代码还有testbench-148 small programs written using verilog, easy for beginners to learn, there are some code testbench
Platform: | Size: 37888 | Author: 宋利川 | Hits:

[VHDL-FPGA-Verilog] ACTEL-FPGA-1602(Verilog)

Description: 1602液晶显示程序，用verilog写的！-1602 LCD program, written using verilog!
Platform: | Size: 4096 | Author: wns | Hits:
« 12 3 4 5 6 7 8 9 10 »

CodeBus www.codebus.net