Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - viterbi decoder source

Search list

[Other resource] SKRETD(low_power)

Description: 硕士论文，viterbi译码器的低功耗设计，最后附带源码，VHDL-master's thesis, Viterbi Decoder low-power design, the final collateral source, VHDL
Platform: | Size: 380854 | Author: xialu | Hits:

[ELanguage] VIT2.1.6

Description: viterbi 编译码器C源程序，rate=1/2 N=7-Viterbi Decoder C source, rate = 1 / 2, N = 7
Platform: | Size: 4098 | Author: 袁琅 | Hits:

[Linux-Unix] viterbi_decoder_spw

Description: Cadence SPW 4.8.2，viterbi解码的源码。-Cadence SPW 4.8.2, the Viterbi decoder source.
Platform: | Size: 4503 | Author: 黄丽 | Hits:

[Other] viterbi213

Description: 提供了一个硬判决的viterbi译码器（2，1，3） 有源程序及算法描述，未成定稿，只供参考 （vhdl 语言描述） -provided a hard decision of the Viterbi Decoder (2,1, 3) the source code and the algorithm description, from his position as final, for reference (vhdl Description Language)
Platform: | Size: 3344105 | Author: 潘 应 云 | Hits:

[Other resource] Soft_decision_Viterbi_Decoder

Description: 该代码为Viterbi Decoder C/C++源程序。现为Doc文件。所含的vdsim.h在最后。-the Viterbi Decoder code for C / C source files. Doc is the document. Vdsim.h contained in the final.
Platform: | Size: 7392 | Author: silver | Hits:

[Other Embeded program] SKRETD(low_power)

Description: 硕士论文，viterbi译码器的低功耗设计，最后附带源码，VHDL-master's thesis, Viterbi Decoder low-power design, the final collateral source, VHDL
Platform: | Size: 380928 | Author: xialu | Hits:

[ELanguage] VIT2.1.6

Description:
Platform: | Size: 4096 | Author: 袁琅 | Hits:

[Communication-Mobile] viterbi_decoder_spw

Description: Cadence SPW 4.8.2，viterbi解码的源码。-Cadence SPW 4.8.2, the Viterbi decoder source.
Platform: | Size: 4096 | Author: 黄丽 | Hits:

[Communication-Mobile] Soft_decision_Viterbi_Decoder

Description: 该代码为Viterbi Decoder C/C++源程序。现为Doc文件。所含的vdsim.h在最后。-the Viterbi Decoder code for C/C source files. Doc is the document. Vdsim.h contained in the final.
Platform: | Size: 7168 | Author: silver | Hits:

[matlab] V

Description: viterbi译码源代码,可以直接调用 The Viterbi decoder for convolutional codes-viterbi decoder source code, can be directly called The Viterbi decoder for convolutional codes
Platform: | Size: 1024 | Author: mengnan | Hits:

[VHDL-FPGA-Verilog] husw

Description: 用VHDL语言设计维特比 解码器 是VHDL原代码用ModelSim XE III 6.3c软件实现仿真-Language Design with VHDL Viterbi decoder is the VHDL source code with ModelSim XE III 6.3c software simulation
Platform: | Size: 1024 | Author: hsw0320 | Hits:

[Communication-Mobile] Viterbi

Description: Viterbi decoder source code
Platform: | Size: 12261376 | Author: leeshuenngi | Hits:

[Other Embeded program] fec_package_v1_1

Description: forward error correction and viterbi decoder source package in C language
Platform: | Size: 800768 | Author: shubh | Hits:

[Windows Develop] G0

Description: 这个是协作通信用的MRC的程序 信息源2个 中继1个 接收端用信息源和中继端收到的信号进行合成 （MRC） 然后用维特比解码 可以输出BER和FER 头文件还可以定义pathloss gain 一般协作通信的模板 -This is a collaborative communication process with the MRC information sources 2 relay a receiver with the information source and the relay received signal synthesis (MRC) and then use the Viterbi decoder can output BER and FER header files can also be the general definition of pathloss gain collaboration communication template
Platform: | Size: 3072 | Author: cc | Hits:

[VHDL-FPGA-Verilog] Viterbi_Implement

Description: Viterbi decoder實現解說及源碼-Viterbi decoder Implement & source code
Platform: | Size: 465920 | Author: osabado | Hits:

[ELanguage] 216Convolutional-code-Vibet

Description: 实现（2，1，6）卷积码的维比特译码源程序，采用了最大似然算法 介绍了软判决维特比译码算法过程的三个步骤：初始化，度量更新和回溯译码 -Achieve (2,1,6) convolutional code Viterbi decoder source code, using the maximum likelihood algorithm for soft decision Viterbi decoding algorithm process three steps: initialization, metric updating and backtracking translation code
Platform: | Size: 7168 | Author: mary | Hits:

[matlab] vitebi-decoder

Description: 维特比译码程序,matlab源程序，卷积码编码及译码程序-Viterbi decoding procedures, matlab source code, convolution coding and decoding procedures
Platform: | Size: 10240 | Author: 刘赳赳 | Hits:

[VHDL-FPGA-Verilog] viterbideoderupdated

Description: Viterbi decoder source code is in verilog with CRCv-Viterbi decoder source code is in verilog with CRCv
Platform: | Size: 2048 | Author: hr | Hits:

[Algorithm] viterbi-3.0.1

Description: This file contains a C++ based source code for an optimized Viterbi decoder.
Platform: | Size: 15360 | Author: Mohammad | Hits:

[ELanguage] viterbi

Description: (2,1,5)的维特比译码器源码，能译码出经过编码后的卷积码-(2,1,5) Viterbi decoder source code, can decode the encoded convolutional code
Platform: | Size: 1024 | Author: ycl | Hits:
« 12 »

CodeBus www.codebus.net