Search - vhdl uart classic

[VHDL-FPGA-Verilog] FPGA_UART

Description: 异步通信串行口设计实例，很实用。比较经典。-Asynchronous serial port communications design example, it is practical. Comparison of the classic.
Platform: | Size: 493568 | Author: 王网 | Hits:

[VHDL-FPGA-Verilog] uart_ise_vhdl

Description: fpga里实现 uart 经典 vhdl语言写的 ise工程文件-fpga implementation in vhdl language classic uart of ise project file
Platform: | Size: 22528 | Author: 孙俪 | Hits:

[VHDL-FPGA-Verilog] ASIC_VHDL_FPGA_design_lectureNotes

Description: 这是美国普渡大学（Purdue University West Lafayette)ASIC design 的课件完整版！带事例和讲解的非常好的VHDL学习材料！含有vhdl 基础知识，设计步骤，UART, RTL,Test Bench 以及测试和调试，DEBUG等各种VHDL设计者必学知识！-This is Purdue University (USA) ECE 337 ASIC design class lecture notes! very classic! The content include basics of vhdl, design process, UART design, RTL design, test and debug etc,etc VERY helpful to VHDL learners. A MUST SEE !
Platform: | Size: 10332160 | Author: zhou | Hits:

[VHDL-FPGA-Verilog] FPGA_UART

Description: 其中讲到的是经典的VHDL的UART设计实例，而且有很详细的解释和分析，适合针对FPGA串口的开发。-Which is referred to the UART VHDL design of the classic examples, and there are detailed explanation and analysis for the serial port for FPGA development.
Platform: | Size: 6031360 | Author: 林雨 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] FPGA_UART

[VHDL-FPGA-Verilog] uart_ise_vhdl

[VHDL-FPGA-Verilog] ASIC_VHDL_FPGA_design_lectureNotes

[VHDL-FPGA-Verilog] FPGA_UART

CodeBus www.codebus.net