ASIC_VHDL_FPGA_design_lectureNotes This Purdue Uni

Title: ASIC_VHDL_FPGA_design_lectureNotes

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
9.85mb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
phoenix_zhou

Description: This Purdue University (USA) ECE 337 ASIC design class lecture notes! very classic! The content include basics of vhdl, design process, UART design, RTL design, test and debug etc,etc VERY helpful to VHDL learners. A MUST SEE !

Downloaders recently: [More information of uploader phoenix_zhou]

To Search: uart VHDL test bench ASIC

[VHDL_TESTBENCH] - how to use VHDL to write VHDL simulation
[ise] - Xilinx timing constraints of the experim
[VHDL-XILINX-EXAMPLE26] - VHDL design of 26 cases of classic - in
[16550] - UART16550 compatible serial communicatio
[uart_serial] - UART interface of the VHDL source code,
[ASIC_Design_Flow_Tutorial_with_synopsys] - Tutorial from VCS to IC Compiler for ASI
[ASIC-SYNOPSYS] - asic synthesys
[gh_uart_16550_072108] - UART (universal serial transceivers), VH
[SystemVerilogforDesignsecondEdition] - ebook for SystemVerilog for Design secon

File list (Check if you may need any files):

Mod 5 RTLsp10.pdf
Mod 6 USB.pdf
Mod 7 Budgetting.pdf
Mod 1 Basics.pdf
Mod 2 ASIC Design Process.pdf
Mod 3 Test & Debug.pdf
Mod 4 UART.pdf
Mod 5 Code Example for drawing RTL.docx

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net