Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - teach~verilog

Search list

[Documents] teach~verilog 教学

Description: 將工作多年的經驗談分享給大家 希望大家在VERILOG這塊領域上會有所助益
Platform: | Size: 9080 | Author: abirdeieozty | Hits:

[Other] FSM

Description: 教你如何写好状态机，健壮的状态机是决定系统性能的-Teach you how to write state machine, robust state machine is to determine system performance
Platform: | Size: 66560 | Author: 詹伟业 | Hits:

[Other] howtowritetestbench

Description: verilog 怎样写 testbench，很有用-teach you how to write a testbench in verilog
Platform: | Size: 196608 | Author: ponny213 | Hits:

[VHDL-FPGA-Verilog] H[mm.264

Description: 这是一个描述的文档，教你怎么写Verilog关于H264 的文章那个，考了非常受启发。-This is a description of the document, teach you how to write Verilog that the article on the H264, the test is very enlightening.
Platform: | Size: 256000 | Author: 谌敏飞 | Hits:

[Other] key_denounce

Description: 按键消抖verilog源代码,包括实验说明书,清晰易懂. -this code is the verilog source code,which teach you how to filtrate the bump when the key being touched.
Platform: | Size: 339968 | Author: 颜爱良 | Hits:

[Other] verilog

Description: verilog HDL经典教程，教你快速上手-verilog HDL classic tutorial to teach you quickly get started
Platform: | Size: 4983808 | Author: chen kai xin | Hits:

[VHDL-FPGA-Verilog] huwei--about-verilog-teach

Description: 华为出品 关于verilog的非常完美教程 对于从事verilog编程者很有帮助-Huawei produced the perfect tutorial on verilog verilog programmers engaged in useful
Platform: | Size: 266240 | Author: liuyang | Hits:

[VHDL-FPGA-Verilog] Altera-FPGA_CPLD

Description: FPGA CPLD 高级篇 教你怎么编verilog-FPGA CPLD senior articles teach you how to compile verilog
Platform: | Size: 22296576 | Author: 卡卡 | Hits:

[VHDL-FPGA-Verilog] teach~verilog

Description: 相當完整的VERILOG教程~對初學者或工程師均有不少的助益-Very complete tutorial- for beginners or VERILOG engineers have a lot of help
Platform: | Size: 4169728 | Author: 林曉彬 | Hits:

[ARM-PowerPC-ColdFire-MIPS] Verilog-classic-tutorial

Description: verilog经典教程 夏宇闻老先生翻译-the old gentleman translation of the verilog Classic teach Cheng Xiayu smell
Platform: | Size: 1355776 | Author: nx74110 | Hits:

[VHDL-FPGA-Verilog] Verilog-HDL-PPT

Description: Verilog HDL 经典教程夏宇闻老师主讲PPT-The Verilog HDL Classic teach Chengxia Yu Wen speaker teachers PPT
Platform: | Size: 644096 | Author: 李世鹏 | Hits:

[Software Engineering] FPGA

Description: 通过实例介绍如何使用verilog,让学习者更容易掌握-use examples to teach learners how to use verilog
Platform: | Size: 9175040 | Author: 孙乔 | Hits:

[Communication-Mobile] The_first_CoOS_program

Description: INTRODUCTION The course program on Verilog HDL Basics is designed for undergraduate education on “VLSI Design” specialization. The course duration is 64 hours, lectures volume is 32 hours, and laboratory works are 32 hours. COURSE GOALS AND OBJECTIVES The goal of the course is to teach future designers the principles of Verilog HDL based design, as well as to promote an interest in life-long learning together with the ability to advance professionally.
Platform: | Size: 847872 | Author: venkatesan | Hits:

CodeBus www.codebus.net