Welcome![Sign In][Sign Up]
Location:
Search - sdram

Search list

[Compress-Decompress algrithmsrd1010_source_code

Description: 使用FPGA做SDRAM控制器 -SDRAM controller using FPGA so
Platform: | Size: 357376 | Author: | Hits:

[ARM-PowerPC-ColdFire-MIPSmem_ctrl.tar

Description: verilog 写的 memory controller ,可以控制SDRAM SRAM NOR -written in Verilog memory controller, can control SDRAM SRAM NOR
Platform: | Size: 331776 | Author: youjia | Hits:

[Documentsdram_rf

Description: sdram的详细介绍,详细介绍了sdram的存储机制,以及操作时序-A detailed description of SDRAM, detailing SDRAM memory mechanisms, as well as the operation timing
Platform: | Size: 704512 | Author: 陈华 | Hits:

[Software EngineeringP4_PPC_SDRAM_Reference_Design

Description: SDRAM 参考设计:主要包括The following figure shows a high-level block diagram for this reference design followed by a brief description of each sub-section. The design consists of: · PowerPC processor · PLB-OPB bridge · BlockRAM Memory Controller · SDRAM Controller · Two GPIO ports · A UART Port · External SDRAM-SDRAM reference design: mainly include The following figure shows a high-level block diagram for this reference design followed by a briefdescription of each sub-section. The design consists of: PowerPC processor PLB-OPB bridge BlockRAM Memory Controller SDRAM Controller Two GPIO ports A UART Port External SDRAM
Platform: | Size: 33792 | Author: 庞志勇 | Hits:

[VHDL-FPGA-Verilogsdram_inf

Description: sdram操作的vhdl源代码,对自己编写SDRAM核有很好的参考意义-SDRAM operation of VHDL source code, the preparation of their own nuclear SDRAM have a good reference value
Platform: | Size: 2048 | Author: 宋军 | Hits:

[VHDL-FPGA-Verilogsdram_ctrl.tar

Description: SDRAM控制IP核的VHDL语言源代码,需要的开发环境是QUARTUS II 6.0。-SDRAM control IP core VHDL language source code, the need for the development environment is QUARTUS II 6.0.
Platform: | Size: 88064 | Author: 周华茂 | Hits:

[Software EngineeringQQ2440

Description: s3c2440的方案包括sdram 网络等protel格式-The program includes S3C2440 SDRAM networks Protel format
Platform: | Size: 125952 | Author: ydd | Hits:

[VHDL-FPGA-Verilogxapp134_vhdl

Description: The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with timing constraints at 115 MHZ.-err
Platform: | Size: 2628608 | Author: ronsullivan | Hits:

[SCMSCH

Description: 44B0嵌入式系统设计与开发 完整的原理图,包括Etc,FLASH,jtag_sch,Sdram-44B0 embedded system design and development of a complete schematic diagram, including Etc, FLASH, jtag_sch, Sdram
Platform: | Size: 238592 | Author: 胡正明 | Hits:

[Embeded-SCM Developsdram

Description:
Platform: | Size: 35840 | Author: 郭红梅 | Hits:

[VHDL-FPGA-VerilogH1wQqGvI

Description: 详细介绍了ALTERA器件的IP CORE以及如何使用SDR SDRAM CONTROL-Described in detail ALTERA device IP CORE and how to use SDR SDRAM CONTROL
Platform: | Size: 777216 | Author: 黄辉辉 | Hits:

[DSP programPLL-SDRAM

Description: ADI-BF533 DSP的启动初始化配置源代码-ADI-BF533 DSP startup to configure the source code to initialize
Platform: | Size: 434176 | Author: wdz | Hits:

[USB developMyUDisk

Description: 这是我学USB时候,在写的s3c2410上实现的一个32M的优盘演示程序。因为主要目的是在学习USB协议,所以U盘的文件内容直接以SDRAM作为存储介质。-This is my USB school when S3C2410 written on a 32M realize the USB demo program. Because the main purpose is to learn from USB protocol, so the contents of the paper U disk directly to SDRAM as storage medium.
Platform: | Size: 129024 | Author: peizhiluo | Hits:

[ARM-PowerPC-ColdFire-MIPSSDRAM

Description: ALTERA SDR AM Controller White Paper
Platform: | Size: 658432 | Author: 付茗 | Hits:

[Software Engineeringsdram_papers

Description: SDRAM的逻辑Bank与芯片容量表示方法.-SDRAM chip logic Bank with the capacity of representation.
Platform: | Size: 1153024 | Author: 李飞 | Hits:

[Program docFPGA

Description: SDRAM控制模块;图象采集系统说明性稳当;DSP图象采集系统。SDRAM作为存储器。-SDRAM control module image acquisition system illustrative trustworthy DSP image acquisition system. SDRAM as the memory.
Platform: | Size: 179200 | Author: yan | Hits:

[VHDL-FPGA-VerilogSDRAMconntrol

Description: SDRAM控制器的设计与VHDL实现 是pdf格式的。在工程中实现过-SDRAM Controller Design with VHDL realize is pdf format. In the projects implemented
Platform: | Size: 138240 | Author: hjx | Hits:

[DSP programDEC6713

Description: DSP tms320c6713 的EMIF 配置gel文件例子,按此配置DSP能访问外部SDRAM和FLASH,已经过验证。-DSP tms320c6713 the EMIF configuration file example gel, this DSP can configure access to external SDRAM and FLASH, has already been verified.
Platform: | Size: 3072 | Author: 鲍亚其 | Hits:

[VHDL-FPGA-VerilogSDRAMtest

Description: SDRAM的读写测试,便于大家深入了解SDRAM的工作原理!-SDRAM read and write tests for our in-depth understanding of the working principle of SDRAM!
Platform: | Size: 156672 | Author: 张文 | Hits:

[VHDL-FPGA-Verilognewsdram

Description: 8读8写SDRAM verilog 程序-8 Reading SDRAM verilog to write 8 procedures
Platform: | Size: 2091008 | Author: | Hits:
« 1 2 ... 8 9 10 11 12 1314 15 16 17 18 ... 50 »

CodeBus www.codebus.net