Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - modelsim PWM

Search list

[Other resource] PWM

Description: 脉冲宽度调制，VHDL代码编写，包括QUARTUSII和MODELSIM工程以及testbench
Platform: | Size: 348573 | Author: horse | Hits:

[VHDL-FPGA-Verilog] pwm_higt

Description: modelsim设计的可调占空比的方波程式-modelsim designed adjustable duty cycle of the square wave program
Platform: | Size: 1024 | Author: yanfei | Hits:

[VHDL-FPGA-Verilog] PWM

Description: 脉冲宽度调制，VHDL代码编写，包括QUARTUSII和MODELSIM工程以及testbench-Pulse width modulation, VHDL coding, including QUARTUSII and ModelSim engineering and Testbench
Platform: | Size: 348160 | Author: horse | Hits:

[VHDL-FPGA-Verilog] PWM_moto_ctrl

Description: verilog 代码实现 直流电机PWM控制 内有整个完整工程 和modelsim仿真文件-verilog code for PWM DC motor control to achieve within the whole integrity of engineering and modelsim simulation files
Platform: | Size: 949248 | Author: 文一左 | Hits:

[VHDL-FPGA-Verilog] meanFilter

Description: This is a variable length window averaging filter that uses an MCP3002 ADC with SPI interface to sample an analog input, and has a PWM that can be run through a low-pass filter to produce an analog output. The design was simulated in Modelsim with no problems (although it was not a thorough simulation), and it was successfully implemented on an Altera Cyclone FPGA.
Platform: | Size: 16384 | Author: Kelton | Hits:

[VHDL-FPGA-Verilog] sim

Description: 时钟倍频后，通过Modelsim仿真验证任意占空比可调的PWM信号-After the clock multiplier, through Modelsim simulation arbitrary variable duty cycle PWM signal
Platform: | Size: 16614400 | Author: 程维好 | Hits:

[VHDL-FPGA-Verilog] test-pwm

Description: FPGA 生成PMW波及其测试程序 使用modelsim se版本10.0测试可用-The FPGA generates the PMW wave and its test program
Platform: | Size: 3229696 | Author: 曹晶晶 | Hits:

CodeBus www.codebus.net