Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: meanFilter Download
 Description: This is a variable length window averaging filter that uses an MCP3002 ADC with SPI interface to sample an analog input, and has a PWM that can be run through a low-pass filter to produce an analog output. The design was simulated in Modelsim with no problems (although it was not a thorough simulation), and it was successfully implemented on an Altera Cyclone FPGA.
 Downloaders recently: [More information of uploader keltonstefan]
 To Search:
  • [spi-TLC2543] - Mega16 (external 7.37628M)+ TLC2543 TLC2
  • [simple_spi] - complete spi core written in vhdl. its e
File list (Check if you may need any files):
meanFilter\addr16BitCS.vhd
..........\addr1Bit.vhd
..........\addr4Bit.vhd
..........\clkdiv.vhd
..........\mean.vhd
..........\meanFilter.vhd
..........\mux.vhd
..........\PWM.vhd
..........\shifter.vhd
..........\SPI.vhd
..........\tb_clkdiv.vhd
..........\tb_mean.vhd
..........\tb_meanFilter.vhd
..........\tb_PWM.vhd
..........\tb_shifter.vhd
..........\tb_SPI.vhd
    

CodeBus www.codebus.net