Welcome![Sign In][Sign Up]
Location:
Search - lpm_rom

Search list

[Other resourceuglpmrom

Description: 使用LPM_ROM的实际的例子
Platform: | Size: 836954 | Author: 汪辉 | Hits:

[Documentsfpga___基于LPM_ROM的4位乘法器设计

Description:
Platform: | Size: 142336 | Author: dy16300 | Hits:

[Embeded-SCM DevelopNios

Description: Nios入门实验程序问题整理 好不容易搜集起来的啊 动手才是硬道理-Nios Getting Started After finishing the experimental procedure to collect up ah hands is the last word
Platform: | Size: 182272 | Author: 谢龙飞 | Hits:

[Other Embeded programNios

Description: 本程序介绍了基于NIOSii的串口接收程序-This procedure based on the introduction of the serial receive procedure NIOSii
Platform: | Size: 1024 | Author: 薛永华 | Hits:

[VHDL-FPGA-Veriloguglpmrom

Description: 使用LPM_ROM的实际的例子-Use of practical examples LPM_ROM
Platform: | Size: 836608 | Author: | Hits:

[VHDL-FPGA-Verilogug_lpm_rom

Description: quartus rom的生成 运用matlab生成.mif或.hex文件 载入rom表-quartus rom the use of matlab generated generation. mif or. hex file loading rom Table
Platform: | Size: 824320 | Author: 王欣欣 | Hits:

[VHDL-FPGA-Verilogvga_hex_disp

Description: 该项目可在VGA显示器上显示RAM或ROM中的十六进制数据,使用VerilogHDL语言编写,在QuartusII开发环境下验证。-The Project displays the content of memory cells in the form of hexadecimal numbers. It uses RAM and ROM memory modules available through special functions. This is why before compiling the whole code the user should open mem.v file and change lpm_ram declarations in RAM module and lpm_rom declarations in ROM module into such that are suitable for a particular producer and scheme. There also may appear the necessity of converting .mif files used to memory initialization. The Memory Initialization File is serviced by the Quartus II environment developed by Altera.
Platform: | Size: 18432 | Author: submars | Hits:

[Otherwavegenetor

Description: 用LPM_ROM设计存放一个周期的256×8大小的rom,构建简易频率可控的正弦波发生器。 -LPM_ROM design store with a cycle of 256 × 8 size of rom, build a simple sine wave generator frequency controllable.
Platform: | Size: 122880 | Author: 张炳良 | Hits:

[BooksDDS

Description: 基于FPGA器件的DDS设计实现中的一个核心部分就是波形存储表的设计。首先采用LPM_ROM和 VHDL选择语句这两种方法进行波形存储表的设计和比较分析 然后考虑到硬件资源的有限性及DDS的精度要 求,对这两种方法的程序进行了优化 最后对这两种方法设计的程序进行仿真和硬件调试。结果表明:采用这两种 方法都能有效地实现DDS中波形存储表的设计。 -DDS-based FPGA devices designed to achieve one of the core of the waveform is stored in table design. First of all, choose to adopt LPM_ROM and VHDL statements of these two methods for the design waveform storage tables and comparative analysis and then, taking into account the limited hardware resources and the accuracy of DDS, the two methods to optimize the process the last of these two methods of process design simulation and hardware debugging. The results showed that: the use of these two methods are all effective ways to achieve the DDS waveform stored in the table design.
Platform: | Size: 63488 | Author: 史彧 | Hits:

[Communication-Mobilevhdl_rom

Description: 可生成rom.初学者可以看看。很不错的。理解后生成rom很容易的。-LPM_ROM .It is good for VHDL new learner
Platform: | Size: 1998848 | Author: 小真话 | Hits:

[Communication-MobileLPM_ROM

Description: 可生成rom.初学者可以看看。很不错的。理解后生成rom很容易的。-LPM_ROM .It is good for VHDL new learner
Platform: | Size: 52224 | Author: 小真话 | Hits:

[Embeded-SCM DevelopMicro-program

Description: 微程序控制电路是CPU 控制器的核心电路,控制产生指令执行时各部件协调工作所需的所有控制信号,以及下一条指令的地址。微程序控制器的组成如图6-12 所示,主要由三个部分组成,分别是微指令控制电路、微地址寄存器和微指令存储器lpm_rom 其中微指令控制电路用组合电路对指令中的1[7..2] 、操作台控制信号SWA 和SWB 的状态、状态寄存器的输出状态FC 、FZ ,产生微地址变化的控制信号,实现对微地址控制:微地址寄存器控制电路的基本输入信号是微指令存储器的下地址字段M[6..1] ,同时还受微指令控制电路的输出信号SE[6..1]和复位信号RST 的控制,输出下一个微指令的地址:控制存储器由FPGA 中的LPM ROM 构成,输出24 位控制信号。在24 位控制信号中,微命令信号为18 位,微地址信号豆位。在口时刻将打入微地址寄存器UA 的内容,即为下一条微指令地址.当T4时刻进行测试判别时,转移逻辑满足条件后输出的负脉冲,通过强制端将某一触发器置为"1"状态,完成地址修改。微程序控制器中的微控制代码可以通过对FPGA 中LPMß OM 的配置进行输入,通过编辑LPM ROM.mif 文件来修改微控制代码。详细情况可参考LPIÞ CROM的配置方法。微指令控制电路内部结构如图6-2 , 6-3. 6-13 所示-Micro-program control circuit is the core CPU controller circuit, the control instruction execution produces the coordination of all parts of all the necessary control signals, and the next instruction address. The composition of micro-program controller shown in Figure 6-12, the main three components, namely, microinstruction control circuit, micro-address register and the microcode memory lpm_rom microcode control circuit which combination circuit with instruction in the 1 [ 7 .. 2], SWA and SWB console control signal state, the state register output state FC, FZ, produce changes in micro-address control signals, to realize the micro-address control: micro-address register control circuit input signal is the basic micro- The next address field instruction memory M [6 .. 1], but also by the microcode control circuit output signal SE [6 .. 1] and reset control signal RST, the output of the next microinstruction address: control memory by the FPGA in the LPM ROM form, the output 24-bit
Platform: | Size: 2584576 | Author: 623902748 | Hits:

[VHDL-FPGA-Verilogzhengxianbo

Description: 正弦波发生器,用VHDL实验,使用地址发生器和lpm_rom完成。-Sine wave generator, experiment with VHDL, use the address generator and lpm_rom completed.
Platform: | Size: 1127424 | Author: liuxing | Hits:

[VHDL-FPGA-Verilogpwm

Description: 此程序可用于产生正弦波、三角波、锯齿波、方波并仿真通过,采用LPM_rom-This program can be used to generate sine wave, triangle wave, sawtooth wave, square wave and the simulation by using LPM_rom
Platform: | Size: 1452032 | Author: 夜雨 | Hits:

[VHDL-FPGA-VerilogsinPI

Description: LPM_ROM, 所需要的mif文件,14bit,1024个点,支持带符号数-LPM_ROM, mif files needed, 14bit, 1024 points, the number of support signed
Platform: | Size: 4096 | Author: | Hits:

[VHDL-FPGA-Verilogdds2_ok

Description: 利用LPM_ROM和HDL设计的一个DDS信号发生器,分辨率优于1HZ,ROM表长度8位,8位频率控制字。-HDL design using LPM_ROM and a DDS signal generator, the resolution is better than 1HZ, ROM table length 8 bits, 8-bit frequency control word.
Platform: | Size: 534528 | Author: 罗永 | Hits:

[matlabsine

Description: 在dds中基于matlab来实现lpm_rom的编写 设置 ROM 的信息,数据宽度为 10bits,数据个数为 4096;设置 ROM为寄存器输出,不需要时钟和异步清零信号-Matlab based in dds preparation to achieve lpm_rom ROM set of information, data width 10bits, the number is 4096 data set the ROM output to register, no clock and asynchronous clear signal
Platform: | Size: 1024 | Author: 范语 | Hits:

[VHDL-FPGA-Verilogsin_rom(4wzh)

Description: 基于Quartus II 的信号发生器,通过定制LPM_ROM元件产生正弦波、方波、锯齿波、三角波,分频模块、频率控制模块、按键控制换波形、按键防抖-Quartus II-based signal generator generated by custom LPM_ROM component sine, square, sawtooth, triangle wave frequency module, frequency control module, button control for waveform button image stabilization
Platform: | Size: 2190336 | Author: 王伟 | Hits:

[VHDL-FPGA-Veriloground

Description: 利用实验箱标配的AD_DA板上的D/A数模转换器,模拟一个圆的波形,学习LPM_ROM(1024*10)宏功能模块的定制与使用,最后利用Quartus II完成设计、仿真。-The the experimental box standard AD_DA panel D/A converters, a round analog waveform, learning LPM_ROM (1024* 10) the megafunctions the customization and use last Quartus II to complete the design, simulation.
Platform: | Size: 81920 | Author: 跳跳鱼 | Hits:

[File FormatLPM_ROM

Description: lpm_rom模块的调用以及基本配置方法-Lpm_rom call module, and the use of methods, step by step into the holding
Platform: | Size: 419840 | Author: ren | Hits:
« 12 »

CodeBus www.codebus.net