Welcome![Sign In][Sign Up]
Location:
Search - image detection vhdl

Search list

[Other Embeded programedge_detector

Description: 基于cpld的数字图像边缘检测算法的实现,vhdl源程序-CPLD-based digital image edge detection algorithm, vhdl source code
Platform: | Size: 1024 | Author: jjaai | Hits:

[Graph programsobel

Description: 图像边缘检测的VERILOG实现,能准确检测图像边缘-Image Edge Detection of Verilog realize that can accurately detect image edge
Platform: | Size: 589824 | Author: 李永杰 | Hits:

[Software EngineeringDigital_Filter_implementation_by_FPGA

Description: 1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysis 2. fpga implemention of a median filter 3. fpga implementation of digital filters 4.hardware acceleration of edge detection algorithm on fpgas 5.implementation and evaluation of image processing algorithms on reconfigurable architecture using C-based hardware descriptive languages 6. implementing 2D median filter in fpgas 7.视频图像处理与分析的网络资源
Platform: | Size: 1969152 | Author: carol | Hits:

[VHDL-FPGA-Verilogedge

Description: 图像处理中边缘检测的VHDL源代码,所用的算法是garbor变换-Image processing edge detection of VHDL source code, the algorithms used are garbor transform
Platform: | Size: 384000 | Author: 翁文天 | Hits:

[VHDL-FPGA-VerilogTIMEFACEDETECTIONANDLIPFEATUREEXTRACTIONUSINGFPGA

Description: Abstract—This paper proposes a new technique for face detection and lip feature extraction. A real-time field-programmable gate array (FPGA) implementation of the two proposed techniques is also presented. Face detection is based on a naive Bayes classifier that classifies an edge-extracted representation of an image. Using edge representation significantly reduces the model’s size to only 5184 B, which is 2417 times smaller than a comparable statistical modeling technique, while achieving an 86.6 correct detection rate under various lighting conditions. Lip feature extraction uses the contrast around the lip contour to extract the height and width of the mouth, metrics that are useful for speech filtering. The proposed FPGA system occupies only 15 050 logic cells, or about six times less than a current comparable FPGA face detection system.-Abstract—This paper proposes a new technique for face detection and lip feature extraction. A real-time field-programmable gate array (FPGA) implementation of the two proposed techniques is also presented. Face detection is based on a naive Bayes classifier that classifies an edge-extracted representation of an image. Using edge representation significantly reduces the model’s size to only 5184 B, which is 2417 times smaller than a comparable statistical modeling technique, while achieving an 86.6 correct detection rate under various lighting conditions. Lip feature extraction uses the contrast around the lip contour to extract the height and width of the mouth, metrics that are useful for speech filtering. The proposed FPGA system occupies only 15 050 logic cells, or about six times less than a current comparable FPGA face detection system.
Platform: | Size: 28409856 | Author: ramanaidu | Hits:

[Graph programDE2_70_D5M_LTM_black-line

Description: 基于DE2-70的摄像头图像处理程序,主要在边缘检测上增加了视线内黑线判断的功能-Based on the DE2-70 camera image-processing program, mainly in the edge detection increased the black line within the line of sight to determine the function
Platform: | Size: 6322176 | Author: liliang | Hits:

[Mathimatics-Numerical algorithmsedge_detector

Description: image edge detection
Platform: | Size: 3072 | Author: sachin | Hits:

[Mathimatics-Numerical algorithmsedgedetect

Description: image edge detection using vhdl
Platform: | Size: 638976 | Author: sachin | Hits:

[VHDL-FPGA-Verilogsobel

Description: verilog sobel FPGA edge detection-Adopted verilog language realizes sobel edge detection in image processing algorithm
Platform: | Size: 10240 | Author: wkd | Hits:

[VHDL-FPGA-Verilogkey

Description: 用VHDL编写的一个按键检测的例子,采用了防抖,每按一下按键,输出一个按键脉冲。-Examples of VHDL prepared by the detection of a button, using the image stabilization, each key is pressed, the output pulse of a button.
Platform: | Size: 210944 | Author: xuegamgma | Hits:

[VHDL-FPGA-VerilogSOBEL

Description: 基于VHDL图像边缘检测,可在在仿真波形上看出其边界值(Based on VHDL image edge detection, the boundary value can be seen on the simulation waveform)
Platform: | Size: 4808704 | Author: 吖吖啊啊 | Hits:

CodeBus www.codebus.net