Welcome![Sign In][Sign Up]
Location:
Search - generator

Search list

[matlabwushuashuangkui

Description: 无刷双馈电机建模仿真的matlab、simulink代码。控制绕组的频率一定时,而发电机的转速在风速下的变化过程。 -BDFM Modeling and Simulation of matlab, simulink code. Control winding frequency of a certain time, while the generator speed in the wind under the process of change.
Platform: | Size: 5120 | Author: evan | Hits:

[Internet-Networkmint-1.2.tar

Description: Multicast Packet Generator 多播包生成器-Multicast Packet Generator multicast packet generator
Platform: | Size: 14336 | Author: 成若 | Hits:

[VHDL-FPGA-Verilog1111

Description: 基于FPGA的多波形发生器 基于FPGA的多波形发生器-FPGA-based multi-waveform generator based on multi-FPGA Waveform Generator
Platform: | Size: 1073152 | Author: 刘明吉 | Hits:

[VHDL-FPGA-Verilogsinfasheng

Description: 正弦信号发生器(可扫频)通过验证 正弦信号发生器-Sinusoidal signal generator (which can be swept) through the validation of sinusoidal signal generator
Platform: | Size: 59392 | Author: 刘明吉 | Hits:

[VHDL-FPGA-Verilogrng

Description: verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的-random number generator to prepare Verilog source code, in the hardware circuit design applications. This procedure is in the LFSR and a CASR based on the
Platform: | Size: 94208 | Author: Alex | Hits:

[Crack Hackcrc

Description: CRC码产生器与校验器程序 Features : Executes in one clock cycle per data word Any polynomial from 4 to 32 bits Any data width from 1 to 256 bits Any initialization value Synchronous or asynchronous reset-CRC code generator and calibration program Features: Executes in one clock cycle per data word Any polynomial from 4 to 32 bits Any data width from 1 to 256 bits Any initialization value Synchronous or asynchronous reset
Platform: | Size: 5120 | Author: Alex | Hits:

[SCMDDS

Description: 用8051控制DDS信号发生器,产生1HZ-10MHz的正弦波/三角波/方波-DDS with 8051 control signal generator, producing the 1HZ-10MHz sine/triangle/square wave
Platform: | Size: 43008 | Author: 徐小平 | Hits:

[Graph programbt860

Description: 一种多制式电视信号发生器,包含多种格式,可产生PAL、NTSC、SECAM下的各种信号-A multi-system television signal generator, including a variety of formats, can produce PAL, NTSC, SECAM, under a variety of signal
Platform: | Size: 2048 | Author: 镜子 | Hits:

[Othermotor

Description: 基于SIMULINK同步发电机机端短路的仿真资料。-SIMULINK based on the synchronous generator terminal short-circuit simulation data.
Platform: | Size: 447488 | Author: tinyli | Hits:

[Otherconvolutional_encode

Description: simulating a convolutional encoder allows the user to input a source code to be encoded and also input the values of the generator polynomials. It outputs the encoded data bits, where 1/n is the code rate
Platform: | Size: 1024 | Author: 郑中 | Hits:

[matlabRayleigh_Fading_Channel_Signal_Generator

Description: Rayleigh Fading Channel Signal Generator
Platform: | Size: 2048 | Author: andy | Hits:

[SCMxinhaofashengqi

Description: 简易信号发生器,可产生正弦波、方波、三角波,幅度、频率都可调节。-Simple signal generator can produce sine, square, triangle wave, amplitude, frequency adjustment can be.
Platform: | Size: 242688 | Author: 苏维 | Hits:

[JSPJADbegin

Description: JAD生成器.rar (可以自由为jar配置jad文件,进行java安装)-JAD generator. Rar (free jad to jar configuration file for java installation)
Platform: | Size: 342016 | Author: bin | Hits:

[Software EngineeringDDS

Description: 基于DDS原理的正弦信号发生器。用VERILOG语言实现,功能强大。-DDS based on the principle of sinusoidal signal generator. Using Verilog language and powerful.
Platform: | Size: 558080 | Author: 毛华站 | Hits:

[Otherrng_opencore

Description: opencore, random number generator, verilog
Platform: | Size: 3072 | Author: jason | Hits:

[matlabPN_GEN

Description: 一个PN序列发生器,大M序列,供参考学习,-A PN sequence generator, the M series, for reference study,
Platform: | Size: 1024 | Author: yiyi | Hits:

[VHDL-FPGA-VerilogVGADIY

Description: 自己编的VGA彩条信号发生器verilog ise环境-Own the VGA color signal generator verilog ise Environment
Platform: | Size: 416768 | Author: mcuxxq | Hits:

[Crack HackLFSR

Description: 伪随机序列产生器,线性反馈移位寄存器,原代码。-Pseudo-random sequence generator, linear feedback shift register, the original code.
Platform: | Size: 162816 | Author: 李辛 | Hits:

[Crack Hacklfsr

Description: 伪随机序列产生器-线性反馈移位寄存器,Verilog HDL 原代码。-Pseudo-random sequence generator- linear feedback shift register, Verilog HDL source code.
Platform: | Size: 1024 | Author: 李辛 | Hits:

[VHDL-FPGA-Verilogfcsr

Description: 伪随机序列产生器-代进位反馈移位寄存器,verilog hdl 原代码。-Pseudo-random sequence generator- on behalf of binary feedback shift register, verilog hdl original code.
Platform: | Size: 1024 | Author: 李辛 | Hits:
« 1 2 ... 5 6 7 8 9 1011 12 13 14 15 ... 50 »

CodeBus www.codebus.net