Description: 用verilog HDL实现自相关算法!
RTL级可综合代码!
通过modelsim5.6仿真和quartusii7.1综合!-Verilog HDL using auto-correlation algorithm to achieve! RTL-level code can be integrated! Through simulation and modelsim5.6 integrated quartusii7.1! Platform: |
Size: 3072 |
Author:ji |
Hits:
Description: 这是一个VERILOG接收端捕获模块,扩频码32倍,可以检测到相关峰-This is a VERILOG receiver capture module ,the spreader is 32,it can test the correlation peak Platform: |
Size: 2048 |
Author:陈丽君 |
Hits: