Description: 基于fpga的AES高速实现，介绍了算法实现的过程，仿真结果。-FPGA-based high-speed realization of the AES, introduced the process of algorithm, the simulation results. Platform: |
Size: 1415168 |
Author:王旺 |
Hits:
Description: a true random number generator (TRNG) in hardware which is targeted for FPGA-based crypto embedded systems. All crypto protocols require the generation and use of secret values that must be unknown to attackers.Random number generators (RNG) are required to generate public/private key pairs for asymmetric algorithm such as RSA and symmetric algorithm such as AES. Platform: |
Size: 418816 |
Author:Hassan Abdelaziz |
Hits:
Description: 基于FPGA的AES算法实现的VERILOG源代码，对于信息安全专业研究AES算法的硬件实现很有用-FPGA-based AES algorithm implementation VERILOG source code, for the information security professional research of the hardware implementation of AES algorithm is useful Platform: |
Size: 195584 |
Author:李华 |
Hits:
Description: 论文介绍了AES算法在FPGA上的实现功能，对AES算法过程进行了优化。-This paper introduces the AES algorithm in FPGA implementation function of the AES algorithm to optimize the process. Platform: |
Size: 645120 |
Author:朱丽丽 |
Hits:
Description: 该模块是基于FPGA的AES加密算法实现的Verilog代码，包含一个顶层文件和两个调用模块，最高误差在15ns-This module is the AES encryption algorithm FPGA based on the Verilog code, contains a top-level files and two call module, the maximum error in 15ns Platform: |
Size: 14939136 |
Author:庄德坤 |
Hits:
Description: 本文介绍了AES加密算法通过不同的功能结构的FPGA实现，语言背景为VHDL-This paper details Implementation of the Encryption algorithm AES under VHDL language In FPGA by
using different architecture of mixcolumn. We then review this research investigates the AES algorithm in
FPGA and the Very High Speed Integrated Circuit Hardware Description language (VHDL). Altera
Quartus II software is used for simulation and optimization of the synthesizable VHDL code. The set of
transformations of both Encryptions and decryption are simulated using an iterative design approach in
order to optimize the hardware consumption. Altera Cyclone III Family devices are utilized for hardware uation. Platform: |
Size: 191488 |
Author:Eric |
Hits:
Description: AES加密算法中的列混合模块的FPGA实现源代码，采用Verillog语言，在软件Quartus II上综合-AES encryption algorithm in the FPGA column hybrid module implementation source code, using language Verillog integrated in the Quartus II software Platform: |
Size: 132096 |
Author:柳广兴 |
Hits:
Search - aes algorithm in fpga