Description: Use the verilog language write a MIPS CPU code, and have additional instruction, for example: selection sort instruction.
The code has contain combination circuit and sequenial circuit.
CPU have contain ALU, ADD, ALU_CONTROL, DATA_MEMORY, INST_MEMORY, REGISTER, PC, and TESTBRANCH.-Use the verilog language write a MIPS CPU code, and have additional instruction, for example: selection sort instruction. The code has contain combination circuit and sequenial circuit. CPU have contain ALU, ADD, ALU_CONTROL, DATA_MEMORY, INST_MEMORY, REGISTER, PC, and TESTBRANCH. Platform: |
Size: 8960 |
Author:張大小 |
Hits:
Description: Use the verilog language write a MIPS CPU code, and have additional instruction, for example: selection sort instruction.
The code has contain combination circuit and sequenial circuit.
CPU have contain ALU, ADD, ALU_CONTROL, DATA_MEMORY, INST_MEMORY, REGISTER, PC, and TESTBRANCH.-Use the verilog language write a MIPS CPU code, and have additional instruction, for example: selection sort instruction. The code has contain combination circuit and sequenial circuit. CPU have contain ALU, ADD, ALU_CONTROL, DATA_MEMORY, INST_MEMORY, REGISTER, PC, and TESTBRANCH. Platform: |
Size: 8192 |
Author:張大小 |
Hits:
Description: 这是arm7处理器的verilog全代码,仔细研究一下,会对CPU和verilog均有很大的裨益。-This is ARM7 processor Verilog-wide code carefully, CPU and Verilog will have great benefits. Platform: |
Size: 37888 |
Author:王云 |
Hits:
Description: Verilog MIPS design.
I found it somewhere on Internet and it is working :-Verilog MIPS design.
I found it somewhere on Internet and it is working :)))) Platform: |
Size: 18432 |
Author:Asparuh Grigorov |
Hits:
Description: 多周期CPU设计,使用Verilog HDL语言编程,实现MIPS的指令系统。-CPU design with verilog hdl language.Instructions from MIPS.Something in detial is not perfect. Platform: |
Size: 5579776 |
Author:Po |
Hits:
Description: mips系列,CPU的Verilog语言设计,自己写的-mips series, CPU of the Verilog language design, to write their own Platform: |
Size: 4096 |
Author:ysshr |
Hits:
Description: 本文基于32位 MIPS CPU的体系架构,采用Xilinx ISE 9.1i软件,通过使用Verilog语言编写了32位MIPS单周期和多周期CPU的程序,完成了其逻辑设计并进行了仿真测试。-Based on a 32 MIPS CPU architectures using the Xilinx ISE 9.1i software, write a 32-MIPS, single cycle and multi-cycle CPU program completed its logic design and simulation tests using the Verilog language. Platform: |
Size: 314368 |
Author:朱祖建 |
Hits:
Description: cpu仿真,提供vivado上的cpu仿真生成文件(cpu simulated,but no one can get 20 words
in this short file
how can I do?
just tell you the simulated file and vivado system is 2015) Platform: |
Size: 200704 |
Author:momotou
|
Hits: