Description: Based on a 32 MIPS CPU architectures using the Xilinx ISE 9.1i software, write a 32-MIPS, single cycle and multi-cycle CPU program completed its logic design and simulation tests using the Verilog language.
To Search:
File list (Check if you may need any files):
mips——cpu毕业论文.doc
Download