Welcome![Sign In][Sign Up]
Location:
Search - VHDL simulink

Search list

[Communication-MobileNCO

Description: 一個有關於數值控制震盪器(NCO)的檔案,用Matlab的Simulink開啟即可.-a shaker on the numerical control (NCO) files, Matlab Simulink can be opened.
Platform: | Size: 10240 | Author: 林家民 | Hits:

[MiddleWareHDB3byVHDL

Description: 基于VHDL语言的HDB3码编译码器的设计 HDB3 码的全称是三阶高密度双极性码,它是数字基带传输中的一种重要码型,具有频谱中无直流分量、能量集中、提取位同步信息方便等优点。HDB3 码是在AMI码(极性交替转换码)的基础上发展起来的,解决了AMI码在连0码过多时同步提取困难的问题-Based on the VHDL language code HDB3 codecs design HDB3 code name is the third-order high-density bipolar code, it is the digital base-band transmission an important pattern, with no DC component spectrum, energy concentration, extraction bit synchronization information, such as the advantages of convenience. HDB3 code is in the AMI code (alternating polarity conversion code) developed on the basis of resolving the AMI code 0 yards too much even when difficult issues simultaneously extract
Platform: | Size: 257024 | Author: liangtao | Hits:

[Post-TeleCom sofeware systemsmfsk

Description: vhdl mfsk 多进制数字频率调制(MFSK)也称多元调频或多频制。MFSK系统是 2FSK(二频键控)系统的推广,该系统有 M个 不同的载波频率可供选择.每一个载波频率对应一个 M进制码 元信息,即用多个频率不同的正弦波分别代表不同的数字信号,在某一码元时间内只发送其中一个频率。-vhdl mfsk M-ary digital frequency modulation (MFSK), also known as multi-frequency or multi-frequency system. MFSK system is 2FSK (b Frequency Shift Keying) system, the promotion, the system has M different carrier frequencies to choose from. Each carrier frequency corresponds to an M-band meta-information code, which uses a number of different sine wave frequency, respectively, representing different digital signal, in a symbol time to send only one frequency.
Platform: | Size: 1024 | Author: mzizai | Hits:

[Post-TeleCom sofeware systemsPhase_Locked_Loop

Description: 对一般的PLL及APLL,定点PLL进行了MATLAB SIMULINK仿真,可以由程序直接生成PLL的VHDL和C源代码-General PLL and APLL, fixed-point MATLAB SIMULINK a PLL simulation, can be directly generated by the PLL of VHDL and C source code
Platform: | Size: 398336 | Author: joshua | Hits:

[VHDL-FPGA-Verilogver-fir-coefficient

Description: vhdl source,ver-fir-coefficient,simulink of fir with soft ware input
Platform: | Size: 399360 | Author: heti | Hits:

[VHDL-FPGA-Verilogsimulink-03-31

Description: 基于MATLAB/DSP Build可控信号发生器,由Matlab建模综合,并生成VHDL代码,由Quartus编译通过.-Based on MATLAB/DSP Build controllable signal generator, by the Matlab modeling synthesis, and generates VHDL code, adopted by the Quartus compiler.
Platform: | Size: 297984 | Author: ltianyang | Hits:

[matlabApplication_in_FPGA_design_of_Matlab_simulink

Description: 分析了MATLAB/Simulink 中DSP Builder 模块库在FPGA 设计中优点, 然后结合FSK 信号的产生原理,给出了如何利用DSP Builder 模块库建立FSK 信号发生器模 型,以及对FSK 信号发生器模型进行算法级仿真和生成VHDL 语言的方法,并在modelsim 中对FSK 信号发生器进行RTL 级仿真,最后介绍了在FPGA 芯片中实现FSK 信号发生器的设 计方法。-Analysis of the MATLAB/Simulink in DSP Builder Blockset in the FPGA design advantages, and then combined with the emergence of the principle of FSK signal is given how to use DSP Builder Blockset establish FSK signal generator model, as well as the FSK signal generator model algorithm class VHDL simulation and generation language approach, and in ModelSim for FSK signal generator for RTL-level simulation, and finally introduce the FPGA chip realize FSK signal generator design method.
Platform: | Size: 275456 | Author: 普林斯 | Hits:

[VHDL-FPGA-VerilogOFDMcode

Description: OFDM 的 VHDL 实现 分块实现. 功能强大 -OFDM block of VHDL realize realize. Powerful
Platform: | Size: 38912 | Author: 付文强 | Hits:

[DSP programDSPBuilderreferencemanual

Description: DSP Builder 参考手册,主要用于simulink实现算法后,可将其自动转换为vhdl语言应用。-DSP Builder Reference Manual, mainly for simulink algorithm may be automatically converted to VHDL language applications.
Platform: | Size: 4131840 | Author: zhlm88 | Hits:

[matlabFSKxinhaochafenxitong

Description: FSK差分检波系统仿真的课程设计 本课程设计主要利用MATLAB集成环境下的Simulink仿真平台,设计一个FSK信号差分检波系统。观察FSK调制前后的信号波形,并对调制前后信号的频谱进行分析,再以调制信号为输入,构建差分检波解调系统电路,观察解调前后的信号波形,并对解调前后信号的频谱进行分析。加入噪声分析通过三种不同信道FSK信号差分检波系统接受信号的性能。仿真结果,基本达到课程设计要求。-FSK differential detection system simulation of the curriculum design of this course the main use of MATLAB integrated design environment of Simulink simulation platform, the design of a FSK signal differential detection system. Observed before and after FSK modulation signal waveforms, and modulation signal spectrum before and after analysis, and then modulated signal as input, build a system of differential detection demodulator circuits, observe the pre-and post-demodulation signal waveforms, and signal demodulation spectrum before and after analysis. Adding noise analysis through the three different channel FSK signal differential signal detection system to accept performance. The simulation results, the basic courses to meet the design requirements.
Platform: | Size: 652288 | Author: 球球 | Hits:

[matlaboqpsk

Description: OQPSK的matlab/simulink仿真程序,程序中在基带仿真了oqpsk的调制方式-OQPSK of matlab/simulink simulation program, the program in the base-band simulation of the modulation OQPSK
Platform: | Size: 3072 | Author: xyg | Hits:

[Software Engineeringmatlab_to_vhdlfpga

Description:   本文提出了加快发展之路   从理论设计,通过Matlab / Simulink环境   在定点算法对其行为模拟的   在FPGA或定制实现硅片。这个了   实现了netlist移植的Simulink系统   描述成的硬件描述语言[VHDL]。在这个例子中,这个   Simulink-to-VHDL转换器被设计来使用   代码来描述结构VHDL系统互连,   允许简单的行为说明基本模块。   结果VHDL bit-true交付后代码   比较定点Simulink仿真模型等效   模拟。-This paper presents the way of speeding up the route from the theoretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either FPGA or custom silicon. This has been achieved by porting the netlist of the Simulink system description into the VHDL. At the first instance, the Simulink-to-VHDL converter has been designed to use structural VHDL code to describe system interconnections, allowing simple behavioral descriptions for basic blocks. The resulting VHDL code delivers bit-true result when compared to the equivalent fixed-point Simulink model simulations.
Platform: | Size: 147456 | Author: 王晓 | Hits:

[matlab89346497fpga-example2

Description: 于毕业设计与论文以及做课题用-MSK Simulink simulation program for the design and graduation thesis topic, and making use -Design and graduation thesis, as well as issues to do with-MSK Simulink simulation program -于毕业设计与论文以及做课题用-MSK Simulink simulation program for the design and graduation thesis topic, and making use-Design and graduation thesis, as well as issues to do with-MSK Simulink simulation program
Platform: | Size: 618496 | Author: yujiao | Hits:

[matlabusetheModelSimtosimulink

Description: 详细介绍了如何使用ModelSim进行仿真.-it will teach you how to use the ModelSim to simulink.
Platform: | Size: 342016 | Author: 张海 | Hits:

[matlabCDMACoax

Description: this a mix file.in this cdma vhdl ,simulink file included-this is a mix file.in this cdma vhdl ,simulink file included
Platform: | Size: 54272 | Author: amisha | Hits:

[OtherFPGA-DDC

Description: 基于DSPbuilder的数字变频文章,有simulink方框图-Based on the number of frequency DSPbuilder articles, there are simulink block diagram
Platform: | Size: 5936128 | Author: 小聪 | Hits:

[Othera2

Description: 用MATLAB设计及FPGA实现IIR滤波器的方法 摘要 本文介绍了IIR数字滤波器的传统设计思想与步骤及计算机辅助设计方法。并在FPGA上高效实现的低阶IIR滤波 器,其阶数低,实时响应快,适合雷达等的实时、高效处理环境。利用IIR滤波器的多相结构来实现该滤波器系统的方法,对于 四通道的情形在MATLAB上利用Simulink作了仿真, 并在目标板上对算法进行了实现,证明该系统能够同时处理四个通道的信号。-Using MATLAB Design and FPGA realization IIR Filter method Abstract This paper introduces IIR digital filter traditional design Thought and steps and CAD method. And FPGA on efficient realization low IIR filter, its order low, real response fast suitable radar real time, efficient processing environment. Use IIR filter multiphase structure realize the filter systematic method, for four channel circumstances in MATLAB on use Simulink made simulation and target board algorithm was realized proved system can simultaneously four channel signal.
Platform: | Size: 2021376 | Author: sfef | Hits:

[VHDL-FPGA-VerilogSimulink-to-VHDL-Route

Description: This paper presents the way of speeding up the route from the oretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either FPGA or custom silicon. This has been achieved by porting the netlist of the Simulink system description into the VHDL. At the first instance, the Simulink-to-VHDL converter has been designed to use structural VHDL code to describe system interconnections, allowing simple behavioral descriptions for basic blocks. The resulting VHDL code delivers bit-true result when compared to the equivalent fixed-point Simulink model simulations.-This paper presents the way of speeding up the route from the theoretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either FPGA or custom silicon. This has been achieved by porting the netlist of the Simulink system description into the VHDL. At the first instance, the Simulink-to-VHDL converter has been designed to use structural VHDL code to describe system interconnections, allowing simple behavioral descriptions for basic blocks. The resulting VHDL code delivers bit-true result when compared to the equivalent fixed-point Simulink model simulations.
Platform: | Size: 147456 | Author: jack | Hits:

[VHDL-FPGA-Verilog3813412-Matlab-Simulink-Simulink-Matlab-to-Vhdl.r

Description: Simulink/Matlab-to-VHDL Route for Full-Custom/FPGA Rapid Prototyping of DSP Algorithms
Platform: | Size: 147456 | Author: T. H. Sutikno | Hits:

[VHDL-FPGA-Verilogsimulink-matlab-to-vhdl

Description: convert matlab and simulink files to vhdl
Platform: | Size: 181248 | Author: tatta | Hits:
« 12 3 »

CodeBus www.codebus.net