Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - RS CODE IN VERILOG

Search list

[Applications] RS encoder(Verilog)

Description: RS编码的源代码使用Verilog在Xinloinx平台-RS coding using the source code in Verilog Xinloinx platform
Platform: | Size: 5100 | Author: 王锋 | Hits:

[Applications] RS encoder(Verilog)

Description: RS编码的源代码使用Verilog在Xinloinx平台-RS coding using the source code in Verilog Xinloinx platform
Platform: | Size: 5120 | Author: 王锋 | Hits:

[source in ebook] RSencode

Description: 包含RS（10，8）的verilog源程序，加法器的verilog源程序，卷积码的verilog源程序-Contains RS (10,8) of the Verilog source code, the Verilog source code adder, convolution of the Verilog source code
Platform: | Size: 1024 | Author: bai | Hits:

[Streaming Mpeg4] rs_encode

Description: 这是用verilog编写的RS（204，188）代码，适用于数字电视的BCH编码过程。-This is the verilog prepared using RS (204,188) code, the application of digital television in the course of the BCH code.
Platform: | Size: 2048 | Author: 蕊宫獍雪 | Hits:

[VHDL-FPGA-Verilog] RS485EN

Description: RS485的双向通信处，正在为此头疼的同学们可要注意了，这个可以解决你们双向通信过程中的很多问题哦-Two-way RS485 communications, the headache is to this end they' ll pay attention to the students, this two-way communication you can solve many problems in the course of oh
Platform: | Size: 151552 | Author: 江山 | Hits:

[Program doc] RS_decode

Description: RS编译码算法的实现 RS 码以其强大的纠突发错能力, 被广泛应用于各种差错控制场合。本文讨论了RS 码的编码和译码算 法及其软件实现。-Implementation of RS encoding and decoding algorithm for RS codes with its powerful burst error correcting capabilities, error control is widely used in various occasions. This article discusses the RS code encoding and decoding algorithm and its software implementation.
Platform: | Size: 56320 | Author: 胡易 | Hits:

[VHDL-FPGA-Verilog] RS_bmq

Description: 在QuartusII软件中用Verilog HDL编写的RS编码器的源代码-The RS encoder Verilog HDL prepared with in QuartusII software source code
Platform: | Size: 15360 | Author: 徐鑫 | Hits:

[VHDL-FPGA-Verilog] paobiao

Description: 本源码是用verilog编写的FPGA程序，其中包括了数字跑表模块和RS触发器模块。-The source code is written in verilog FPGA programs, including digital stopwatch module and the RS flip-flop modules.
Platform: | Size: 1024 | Author: 黄华 | Hits:

CodeBus www.codebus.net