Location:
Search - DSP design flow
Search list
Description: Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 · 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time.
Platform: |
Size: 2837459 |
Author: sdfafaf |
Hits:
Description: The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and implement DSP algorithms targeting FPGAs. This intermediate workshop in implementing DSP functions focuses on learning how to use System Generator for DSP, as well as HDL design flow, CORE Generator software, and design implementation tools. Through hands-on exercises, you will implement a design from algorithm concept to verification.
Platform: |
Size: 9936060 |
Author: Jawen |
Hits:
Description: 采用按时间抽选的基4原位算法和坐标旋转数字式计算机（CORDIC）算法实现了一个FFT实时谱分析系统。整个设计采用流水线工作方式，保证了系统的速度，避免了瓶劲的出现；整个系统采用FPGA实现，实验表明，该系统既有DSP器件实现的灵活性又有专用FFT芯片实现的高速数据吞吐能力，可以广泛地应用于数字信号处理的各个领域。-time selected by using the in-situ-4 algorithm and coordinate rotation digital computer (CORDIC) algorithm is is a real-time FFT spectrum analysis system. The whole design flow work, to make sure that the speed of the system is to avoid the emergence of fresh bottle; the entire system using FPGA, the experiments show that The system established DSP device with the flexibility of dedicated FFT chips to achieve high-speed data throughput. can be widely applied to the digital signal processing in various fields.
Platform: |
Size: 390425 |
Author: yaoming |
Hits:
Description: altera的DSP设计流程简介 简单介绍了设计框图-altera DSP design flow briefed on the design diagram
Platform: |
Size: 19085 |
Author: wangli |
Hits:
Description: Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 · 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time.
Platform: |
Size: 2837504 |
Author: sdfafaf |
Hits:
Description: The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and implement DSP algorithms targeting FPGAs. This intermediate workshop in implementing DSP functions focuses on learning how to use System Generator for DSP, as well as HDL design flow, CORE Generator software, and design implementation tools. Through hands-on exercises, you will implement a design from algorithm concept to verification. -The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and implement DSP algorithms targeting FPGAs. This intermediate workshop in implementing DSP functions focuses on learning how to use System Generator for DSP, as well as HDL design flow, CORE Generator software, and design implementation tools. Through hands-on exercises, you will implement a design from algorithm concept to verification.
Platform: |
Size: 9935872 |
Author: Jawen |
Hits:
Description: 采用按时间抽选的基4原位算法和坐标旋转数字式计算机（CORDIC）算法实现了一个FFT实时谱分析系统。整个设计采用流水线工作方式，保证了系统的速度，避免了瓶劲的出现；整个系统采用FPGA实现，实验表明，该系统既有DSP器件实现的灵活性又有专用FFT芯片实现的高速数据吞吐能力，可以广泛地应用于数字信号处理的各个领域。-time selected by using the in-situ-4 algorithm and coordinate rotation digital computer (CORDIC) algorithm is is a real-time FFT spectrum analysis system. The whole design flow work, to make sure that the speed of the system is to avoid the emergence of fresh bottle; the entire system using FPGA, the experiments show that The system established DSP device with the flexibility of dedicated FFT chips to achieve high-speed data throughput. can be widely applied to the digital signal processing in various fields.
Platform: |
Size: 390144 |
Author: yaoming |
Hits:
Description: altera的DSP设计流程简介 简单介绍了设计框图-altera DSP design flow briefed on the design diagram
Platform: |
Size: 18432 |
Author: wangli |
Hits:
Description: DSP Builder设计初步,介绍Matlab/DSP Builder及其设计流程，正弦信号发生器完整的设计过程，以及使用Matlab、quartusII\modelsim详细的仿真过程。-DSP Builder preliminary design, introduce Matlab/DSP Builder and its design flow, sinusoidal signal generator complete design process, and the use of Matlab, quartusIImodelsim detailed simulation.
Platform: |
Size: 1370112 |
Author: yehui |
Hits:
Description: 这是本人当时设计正弦信号发生器的设计报告 里面有很详细的流程图以及设计思想-This is a design that I came to the design of sinusoidal signal generator which has a very detailed report on the flow chart as well as the design idea
Platform: |
Size: 63488 |
Author: 史惠 |
Hits:
Description: 本文详细论述了 MPEG-1 第三层音频编码算法的原理、关键技术和算法流程
以及 LAME 算法的硬件实现和优化，用以实现音频的实时编码-This article discusses in detail the third level of MPEG-1 audio coding algorithm theory, key technology and algorithms as well as the flow LAME algorithm hardware implementation and optimization to realize the real-time audio encoding
Platform: |
Size: 165888 |
Author: xcs |
Hits:
Description: 本文以TMS320系列DSP为主控芯片的智能化USB为例,介绍其通信接口的设计,给出了相关硬件电路及流程图.-In this paper, TMS320 series DSP chip for the master of intelligent USB as an example, its communication interface design, given the relevant hardware circuit and flow chart.
Platform: |
Size: 823296 |
Author: pyc |
Hits:
Description: 本书对国内高校中广泛使用的Altera DE2 SOPC开发平台的硬件设计进行了较为详细的分析，介绍了FPGA与SOPC的设计流程，并通过大量的练习详细地介绍了如何在DE2平台上进行从简单到复杂的数字系统设计。
全书分为7章，包括FPGA基本概念与DE2开发平台、FPGA设计流程、SOPC技术、DE2平台应用、基于Altera FPGA的DSP技术、数字系统设计练习及“计算机组成原理”课程练习。本书配有光盘一张，包含了DE2系统的内容及DE2的高级应用范例。
本书可作为电子类、计算机类、自动化类、机电类等专业本科生和研究生的教材或教学参考书，也可作为数字电子电路设计人员和大规模集成电路设计工程师的参考书。-This book on the domestic colleges and universities are widely used in Altera DE2 SOPC hardware development platform for the design of a more detailed analysis, introduced the FPGA and SOPC design flow, and through a lot of practice in detail how to DE2 platform from simple to the design of complex digital systems.
The topics are divided into 7 chapters, including the basic concepts of FPGA with the DE2 development platform, FPGA design flow, SOPC technology, DE2 platform, the Altera FPGA-based DSP technology, digital system design practice and the "Principles of Computer Organization" course to practice. Book with a CD-ROM contains the contents of the DE2 System and DE2 examples of advanced applications.
This book can be used as electronic, computer, automation categories, such as Electrical and professional undergraduate and postgraduate teaching materials or teaching reference books can also be used as the design of digital electronic circuits and large-scale integrated circuits
Platform: |
Size: 33057792 |
Author: 邱浩淼 |
Hits:
Description: Xilinx typical DSP design flow description.
Platform: |
Size: 17104896 |
Author: _Aquarius_ |
Hits:
Description: 提出在分布式电能质量监测仪中采用数字信号处理器( DSP) 的主机接口( HPI) 实现双CPU
间的通信。整个电能质量监测系统采用高级精简指令集计算机( ARM, 型号S3C2410X) 和DSP
( 型号T MS320C6713) 双CPU 结构的总体设计方案。文中给出了HPI 的硬件连接图, 介绍了在
WinCE 操作系统中编写HPI 驱动程序的要点, 给出了监测仪使用的HPI 驱动程序的接口函数
HPI_Init 的流程图, 以及驱动程序对S3C2410X 相关寄存器的设置, 最后介绍了影响H PI 通信速
度的因素和监测仪所采用的HPI 通信规范-Proposed distributed power quality monitoring instrument used in digital signal processor (DSP) of the host interface (HPI) to achieve dual-CPU communication between. The power quality monitoring system, using advanced reduced instruction set computer (ARM, model S3C2410X) and DSP (Model T MS320C6713) dual CPU structure of the overall design. The paper gives the HPI hardware connection diagram, introduced in the WinCE operating system to write the main points of HPI drivers, given the monitor using the HPI driver interface functions HPI_Init flow chart, and the driver on the relevant register S3C2410X settings, and finally describes the impact of H PI communications and monitor the speed of the factors used by the HPI communication norms
Platform: |
Size: 710656 |
Author: ywj |
Hits:
Description: Altera float point design flow
Platform: |
Size: 747520 |
Author: Zhang |
Hits:
Description: FIR Digital Filter Design (DSP example)
tested by Weijun Zhang, 04/2001
VHDL Data-Flow modeling
KEYWORD:
generate, array, range, constant and subtype- FIR Digital Filter Design (DSP example)
tested by Weijun Zhang, 04/2001
VHDL Data-Flow modeling
KEYWORD:
generate, array, range, constant and subtype
Platform: |
Size: 1024 |
Author: mohamed |
Hits:
Description: ICCAD 2004 Faraday Mixed-size Benchmarks with routing information
Faraday Corp. recently released three benchmarks, originally intended
for comparisons between structured and conventional ASICs. We apply to
these benchmarks a standard ASIC design flow to generate five
mixed-size designs. Faraday benchmarks include three commonly-used
functional blocks: (I) 16-bit DSP, (II) 32-bit RISC CPU and (III)
DMA. Other details on these benchmarks such as the EDA Tools used by
Faraday, implementation conditions, settings etc. can be found in on
the faraday web-site. To minimize the impact of routing on the results
of the accounted placement approaches, we avoid clock-tree generation
and power routing in our flows. However, both clock-trees and power
rails can be built on theses benchmarks. Following is the description
of our ASIC flow which we used for generating the mixed-size
benchmarks from the original netlists.
Platform: |
Size: 7427884 |
Author: ahimsafollower@gmail.com |
Hits: