Search - camera

Search - camera - List

[VHDL-FPGA-Verilog] jpeg.tar DL : 0: JPEG is used for visual telephone and digital camera.-JPEG is used for visual digit telephone and al camera.
Date : 2025-12-21 Size : 3.26mb User :
[VHDL-FPGA-Verilog] HARDWARE-DESIGN-AND-IMPLEMENTATION-ISSUES-ON-A-FPG DL : 0: 这篇论文的中文名字是：基于FPGA的智能摄像机的设计和实现。对于将要开发智能摄像的工程师来说，这篇论文将提供很大的帮助。-Chinese name of this paper is: FPGA-based Intelligent Design and Implementation of the camera. For the development of smart cameras will be engineers, the paper will provide a great help.
Date : 2025-12-21 Size : 3.13mb User : 陈霄恒
[VHDL-FPGA-Verilog] camera.tar DL : 1: 摄像头的硬件函数，ip核，用于xilinx公司的virtex4 fpga-Camera
Date : 2025-12-21 Size : 407kb User : 惠普
[VHDL-FPGA-Verilog] DE2_CCD_PIP DL : 0: 摄像头采集数据的程序代码，使数据图像在屏幕中显示出来的程序。-Camera data acquisition program code, so that data images shown on the screen procedures.
Date : 2025-12-21 Size : 471kb User : churan
[VHDL-FPGA-Verilog] RS232capture DL : 0: This approach, we feel, came very close to obtaining an image from the camera OV7620. Before we tried to capture a camera signal, we successfully transferred a test image from the FPGA s onboard RAM modules through RS232 to the PC program. This file do it.
Date : 2025-12-21 Size : 39kb User : Joelmir J Lopes
[VHDL-FPGA-Verilog] graphics_pipeline DL : 0: Implementation of GPU (Graphics Processing Unit) that rendered triangle based models. Our goal was to generate complex models with a movable camera. We wanted to be able to render complex images that consisted of hundreds to thousands of triangles. We wanted to apply interpolated shading on the objects, so that they appeared more smooth and realisitc, and to have a camera that orbitted around the object, which allowed us to look arond the object with a stationary light source. We chose to do this in hardware, because our initial implementation using running software on the NIOS II processor was too slow. Implementing parallelism in hardware is also easier to do than in software, which allows for more efficiency. We used Professor Land s floating point hardware, which allowed us to do calculations efficiency, which is essential to graphics.
Date : 2025-12-21 Size : 650kb User : Praveen
[VHDL-FPGA-Verilog] 61EDA DL : 0: 分析了各种视频采集方案的研究现状。对如何采用CCD 摄像头采集高分辨率、高质量的图像以及基于FPGA 的嵌入式视频图像采集系统的实现方法进行了研究。采用了以摄像头+ 解码芯片模式为采集方案，针对视频解码芯片 ADV7181B，实现了I2C 总线配置、ITU656 解码、VGA 显示模块的设计。设计的视频采集控制器已经在Altera 公司的CycloneII 系列FPGA(EP2C35)上实现。结果显示本设计具有速度高、成本低、易于集成等优点-Analysis of a variety of video capture programs reviewed. On how to use CCD camera capture high-resolution, high-quality images, as well as FPGA-based embedded video image acquisition system realization method was studied. Used to camera mode+ decoder chip collection program for video decoder chip ADV7181B, realized the I2C bus configuration, ITU656 decoder, VGA display module design. The video capture controller has been designed in the Altera' s CycloneII series FPGA (EP2C35) to achieve. The results showed that this design has a high speed, low cost, easy to integrate the advantages of
Date : 2025-12-21 Size : 175kb User : 李明
[VHDL-FPGA-Verilog] ActelFPGA_HE_ApplicationNote DL : 0: 在手持式设备的应用中(包括智能电话、相机和 MP3 播放器)，用户大多考虑低功耗、小尺寸，整个系统中除了处理器外，往往需要提供多种通信接口与存储器接口，用于实现对硬盘、SD 卡、CF 卡以及 USB 的通信等，用 FPGA 来实现这些接口将会是一种理想的解决方案。本方案采用 Actel 低功耗的 IGLOO 系列作为处理器(PXA270 或 ARM)的桥接器件和设备控制器，不仅能够大大简化处理器设计的复杂度，而且 IGLOO 的超低功耗 (最小 5μ W)以及超小封装(4mm*4mm)给手持式产品带来了前所未有的。 -In the application of handheld devices (including smart phone, camera and MP3 players), users are considering low-power, Small size, the whole system in addition to the processor, usually need to provide various communication interface and storage interface, used to implement Hard disk, SD card, CF card and USB communication, etc, to realize these interfaces with FPGA will be an ideal solution Scheme. The scheme adopts Actel IGLOO of low power consumption PXA270 processor (series as a bridge or ARM) devices and Equipment controller, can not only greatly simplified, and the complexity of the processor design IGLOO of low power consumption (minimum 5 mu W) and small package (4mm 4mm*) for handheld product has brought an unprecedented.
Date : 2025-12-21 Size : 237kb User : zxx359654879
[VHDL-FPGA-Verilog] TOP_WHIF_CAMRA_240_320 DL : 0: code in vhdl to frame_gerber form camera 320x240 pixle
Date : 2025-12-21 Size : 730kb User : boazttt
[VHDL-FPGA-Verilog] RAW2RGB.v DL : 0: RGB-raw2RGB converting data from Cmos camera to FPGA
Date : 2025-12-21 Size : 2kb User : imag3ne
[VHDL-FPGA-Verilog] DE2_CCD_PIP DL : 0: 实现DE2上的摄像头采集，实现画中画，利用两个摄像头，在VGA上实现两个画面同时出现-DE2 on the camera to achieve the collection, to achieve PIP, using two cameras, the VGA screen to achieve two concurrent
Date : 2025-12-21 Size : 3.83mb User : 方映
[VHDL-FPGA-Verilog] DE2_LCM_CCD DL : 1: DE2开发板上用DC2模块和LCM模块实现的数字照相机源代码-DE2 development board with the module and the LCM module DC2 Digital Camera Source
Date : 2025-12-21 Size : 335kb User : caizuhong
[VHDL-FPGA-Verilog] DE2_70_CAMERA_V1.0.3 DL : 0: terasic 5mp camera also quartus 9.1 support
Date : 2025-12-21 Size : 1mb User : bilginr
[VHDL-FPGA-Verilog] 23825772USB20+FPGA DL : 0: for the technology, camera control interface for the operation of game source code.
Date : 2025-12-21 Size : 2.63mb User : Marcos Vinícius
[VHDL-FPGA-Verilog] TRDB_DC2 DL : 0: DE1/DE2CCD摄像头Verilog源代码。-DE1/DE2CCD camera Verilog source code.
Date : 2025-12-21 Size : 9.9mb User : zhouxiao
[VHDL-FPGA-Verilog] MAXII_DWM_200803 DL : 0: 模拟摄像机信号输入的全套FPGA设计电路，具有非常好的参考价值。-Analog camera signal input of the full FPGA design circuits, has a very good reference value.
Date : 2025-12-21 Size : 486kb User : 林方
[VHDL-FPGA-Verilog] 091655 DL : 0: 基于fpga的coms摄像头扫描，参考文献，-Fpga based on the coms camera scan, reference literature,
Date : 2025-12-21 Size : 379kb User : 李彤
[VHDL-FPGA-Verilog] DE2_CCD_sobel DL : 0: 通过摄像头图像的提取，在FPGA开发板上实现的，主要实现了图像轮廓的提取-Extraction of the image through the camera, in the FPGA implementation of the development board, the main achievement of the image contour extraction
Date : 2025-12-21 Size : 251kb User : 枫雪
[VHDL-FPGA-Verilog] POTS.tar DL : 0: Pivoting Object Tracking System - This project implements an object recognition system, where a camera tracks the position of an object. The camera is mounted on an iRobot Create two-wheeled robot, which rotates according to the control signal generated by our object tracking algorithm. Meanwhile, it displays 320200 color video on a VGA display.We use a simple object recognition algorithm based on color information of the image coming from the camera. In our tests, the system is able track objects of single colors such as white, red, orange or blue if there is sufficient contrast between the object and background.
Date : 2025-12-21 Size : 10kb User : Dang Tien Dat
[VHDL-FPGA-Verilog] IP-Camera DL : 0: 基于Altera公司的FPGA设计的网络IP Camera方案，具有参考价值。-Altera s FPGA-based Network IP Camera solution designed with a reference value.
Date : 2025-12-21 Size : 546kb User : 王贤

« 12 3 4 5 6 7 8 »