dds_vhdl dds achieve the VHDL, including sine, tri - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: dds_vhdl

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
xylflying

Description: dds achieve the VHDL, including sine, triangle wave, and the selection ramp

Downloaders recently: [More information of uploader xylflying]

To Search: dds VHDL DDS dds vhdl DDS vhdl VHDL d VHDL dds hdl DDS VH microblaze sine

[ddsall] - DDS source VHDL language to achieve the
[SpaceTimeCoding_Simlink] - a space-time coding of Simulink, to shar
[ddfs] - my own use VHDL to achieve series dds, a
[dds_quicklogic] - experts write VHDL source code, the freq
[codeofvhdl2006] - [ Classics design ] the VHDL source cod
[2006-9-21PanWeicaiDDS] - This is a DDS procedures, using VHDL pre
[DDSFPGA_cylone] - dds design, spent a week doing, verilog
[tr_wave] - FPGA prepared triangular wave generator,
[ddsproject] - Dds carried out using VHDL system design

File list (Check if you may need any files):

dds.vhd

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.