Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: vga_test Download
 Description: The black gold board AX309 realizes the control of the VGA port and drives the display of the display. The program is based on ISE14.7 and the language is Verilog. Measured available.
 Downloaders recently: [More information of uploader 曹玄德]
 To Search:
File list (Check if you may need any files): 
FilenameSizeDate
vga_test\chipscope.cdc 2225  2015-11-04

vga_test\ipcore_dir\coregen.cgp 237  2015-11-04

vga_test\ipcore_dir\coregen.log 2243  2015-11-04

vga_test\ipcore_dir\create_pll.tcl 1252  2015-11-04

vga_test\ipcore_dir\create_pll1.tcl 1252  2015-11-04

vga_test\ipcore_dir\create_pll2.tcl 1252  2015-11-04

vga_test\ipcore_dir\edit_pll.tcl 1118  2015-11-04

vga_test\ipcore_dir\edit_pll1.tcl 1119  2015-11-04

vga_test\ipcore_dir\pll\clk_wiz_v3_6_readme.txt 6131  2015-11-04

vga_test\ipcore_dir\pll\doc\clk_wiz_v3_6_readme.txt 6131  2015-11-04

vga_test\ipcore_dir\pll\doc\clk_wiz_v3_6_vinfo.html 6789  2015-11-04

vga_test\ipcore_dir\pll\doc\pg065_clk_wiz.pdf 42657  2015-11-04

vga_test\ipcore_dir\pll\example_design\pll_exdes.ucf 2637  2015-11-04

vga_test\ipcore_dir\pll\example_design\pll_exdes.v 6068  2015-11-04

vga_test\ipcore_dir\pll\example_design\pll_exdes.xdc 3153  2015-11-04

vga_test\ipcore_dir\pll\implement\implement.bat 3598  2015-11-04

vga_test\ipcore_dir\pll\implement\implement.sh 3477  2015-11-04

vga_test\ipcore_dir\pll\implement\planAhead_ise.bat 2695  2015-11-04

vga_test\ipcore_dir\pll\implement\planAhead_ise.sh 2603  2015-11-04

vga_test\ipcore_dir\pll\implement\planAhead_ise.tcl 3064  2015-11-04

vga_test\ipcore_dir\pll\implement\planAhead_rdn.bat 2690  2015-11-04

vga_test\ipcore_dir\pll\implement\planAhead_rdn.sh 2595  2015-11-04

vga_test\ipcore_dir\pll\implement\planAhead_rdn.tcl 3158  2015-11-04

vga_test\ipcore_dir\pll\implement\xst.prj 70  2015-11-04

vga_test\ipcore_dir\pll\implement\xst.scr 161  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simcmds.tcl 139  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_isim.bat 2732  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_isim.sh 2615  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_mti.bat 2739  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_mti.do 2652  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_mti.sh 2609  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_ncsim.sh 2730  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\simulate_vcs.sh 2880  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\ucli_commands.key 94  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\vcs_session.tcl 879  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\wave.do 2843  2015-11-04

vga_test\ipcore_dir\pll\simulation\functional\wave.sv 4177  2015-11-04

vga_test\ipcore_dir\pll\simulation\pll_tb.v 4984  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\pll_tb.v 5473  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\sdf_cmd_file 82  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simcmds.tcl 141  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simulate_isim.sh 2706  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simulate_mti.bat 2803  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simulate_mti.do 2700  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simulate_mti.sh 2666  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simulate_ncsim.sh 2773  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\simulate_vcs.sh 2958  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\ucli_commands.key 62  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\vcs_session.tcl 22  2015-11-04

vga_test\ipcore_dir\pll\simulation\timing\wave.do 2980  2015-11-04

vga_test\ipcore_dir\pll.asy 532  2015-11-04

vga_test\ipcore_dir\pll.gise 1249  2015-11-04

vga_test\ipcore_dir\pll.ncf 2607  2015-11-04

vga_test\ipcore_dir\pll.sym 1485  2015-11-04

vga_test\ipcore_dir\pll.ucf 2605  2015-11-04

vga_test\ipcore_dir\pll.v 5901  2015-11-04

vga_test\ipcore_dir\pll.veo 3771  2015-11-04

vga_test\ipcore_dir\pll.xco 8208  2015-11-04

vga_test\ipcore_dir\pll.xdc 3048  2015-11-04

vga_test\ipcore_dir\pll.xise 40955  2015-11-04

vga_test\ipcore_dir\pll1\clk_wiz_v3_6_readme.txt 6131  2015-11-04

vga_test\ipcore_dir\pll1\doc\clk_wiz_v3_6_readme.txt 6131  2015-11-04

vga_test\ipcore_dir\pll1\doc\clk_wiz_v3_6_vinfo.html 6789  2015-11-04

vga_test\ipcore_dir\pll1\doc\pg065_clk_wiz.pdf 42657  2015-11-04

vga_test\ipcore_dir\pll1\example_design\pll1_exdes.ucf 2636  2015-11-04

vga_test\ipcore_dir\pll1\example_design\pll1_exdes.v 5122  2015-11-04

vga_test\ipcore_dir\pll1\example_design\pll1_exdes.xdc 3152  2015-11-04

vga_test\ipcore_dir\pll1\implement\implement.bat 3604  2015-11-04

vga_test\ipcore_dir\pll1\implement\implement.sh 3483  2015-11-04

vga_test\ipcore_dir\pll1\implement\planAhead_ise.bat 2695  2015-11-04

vga_test\ipcore_dir\pll1\implement\planAhead_ise.sh 2603  2015-11-04

vga_test\ipcore_dir\pll1\implement\planAhead_ise.tcl 3069  2015-11-04

vga_test\ipcore_dir\pll1\implement\planAhead_rdn.bat 2690  2015-11-04

vga_test\ipcore_dir\pll1\implement\planAhead_rdn.sh 2595  2015-11-04

vga_test\ipcore_dir\pll1\implement\planAhead_rdn.tcl 3167  2015-11-04

vga_test\ipcore_dir\pll1\implement\xst.prj 72  2015-11-04

vga_test\ipcore_dir\pll1\implement\xst.scr 163  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simcmds.tcl 140  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_isim.bat 2738  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_isim.sh 2621  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_mti.bat 2743  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_mti.do 2657  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_mti.sh 2613  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_ncsim.sh 2735  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\simulate_vcs.sh 2884  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\ucli_commands.key 95  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\vcs_session.tcl 902  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\wave.do 2832  2015-11-04

vga_test\ipcore_dir\pll1\simulation\functional\wave.sv 4128  2015-11-04

vga_test\ipcore_dir\pll1\simulation\pll1_tb.v 4983  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\pll1_tb.v 5472  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\sdf_cmd_file 83  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simcmds.tcl 142  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simulate_isim.sh 2712  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simulate_mti.bat 2806  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simulate_mti.do 2703  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simulate_mti.sh 2669  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simulate_ncsim.sh 2776  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\simulate_vcs.sh 2961  2015-11-04

vga_test\ipcore_dir\pll1\simulation\timing\ucli_commands.key 62  2015-11-04

CodeBus www.codebus.net