Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: pipelines Download
 Description: A method to divide the combined logical system into a register and temporarily store the intermediate data between the parts. A large operation is decomposed into a number of small operations, each small operation time is small, so can increase the frequency, each small operation can be executed in parallel, so can improve the data throughput rate.
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
pipelines\rtl\pipelines.v 1556 2011-03-24
pipelines\synth\pipeline.lso 6 2011-03-22
pipelines\synth\pipeline.ptwx 17226 2011-03-24
pipelines\synth\pipeline.stx 0 2011-03-24
pipelines\synth\pipeline.unroutes 154 2011-03-24
pipelines\synth\pipeline.xpi 46 2011-03-24
pipelines\synth\pipeline_map.mrp 61702 2011-03-24
pipelines\synth\synth.xise 5470 2011-03-24
pipelines\rtl 0 2011-04-30
pipelines\synth 0 2011-04-30
pipelines 0 2011-04-30

CodeBus www.codebus.net