Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 可逆计数器VHDL描述 Download
 Description: In the FPGA:Spartan-3E development board series, XC3S500E, package: FGT320, speed -4, using Xilinx ISE software, written in a reversible counter by using VHDL software, including experimental description and code to achieve the VHDL.doc file, the UCF pin binding file
 Downloaders recently: [More information of uploader lixilin]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
可逆计数器VHDL描述 0 2018-03-09
可逆计数器VHDL描述\VHDL.doc 33280 2018-03-09
可逆计数器VHDL描述\时序逻辑电路实验.doc 36864 2018-03-09

CodeBus www.codebus.net