Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: The function module with FIFO has transmitting module and receiving function module
 Downloaders recently: [More information of uploader 陈陈 ]
 To Search:
File list (Check if you may need any files):
uart
uart\baud.vhd
uart\baud.vhd.bak
uart\db
uart\db\prev_cmp_uart.asm.qmsg
uart\db\prev_cmp_uart.fit.qmsg
uart\db\prev_cmp_uart.map.qmsg
uart\db\prev_cmp_uart.qmsg
uart\db\prev_cmp_uart.tan.qmsg
uart\db\uart.asm.qmsg
uart\db\uart.cbx.xml
uart\db\uart.cmp.cdb
uart\db\uart.cmp.hdb
uart\db\uart.cmp.logdb
uart\db\uart.cmp.rdb
uart\db\uart.cmp.tdb
uart\db\uart.cmp0.ddb
uart\db\uart.db_info
uart\db\uart.eco.cdb
uart\db\uart.fit.qmsg
uart\db\uart.hier_info
uart\db\uart.hif
uart\db\uart.map.cdb
uart\db\uart.map.hdb
uart\db\uart.map.logdb
uart\db\uart.map.qmsg
uart\db\uart.pre_map.cdb
uart\db\uart.pre_map.hdb
uart\db\uart.rtlv.hdb
uart\db\uart.rtlv_sg.cdb
uart\db\uart.rtlv_sg_swap.cdb
uart\db\uart.sgdiff.cdb
uart\db\uart.sgdiff.hdb
uart\db\uart.sld_design_entry.sci
uart\db\uart.sld_design_entry_dsc.sci
uart\db\uart.syn_hier_info
uart\db\uart.tan.qmsg
uart\db\uart.tis_db_list.ddb
uart\db\uart.tmw_info
uart\uart.asm.rpt
uart\uart.done
uart\uart.fit.rpt
uart\uart.fit.summary
uart\uart.flow.rpt
uart\uart.map.rpt
uart\uart.map.summary
uart\uart.pin
uart\uart.pof
uart\uart.qpf
uart\uart.qsf
uart\uart.qws
uart\uart.sof
uart\uart.tan.rpt
uart\uart.tan.summary

CodeBus www.codebus.net