- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 3kb
- Update:
- 2017-04-21
- Downloads:
- 0 Times
- Uploaded by:
- 贺泽伟
Description: NC divider d esign feature is that when the given input different input data, the frequency divider with a different frequency division ratio of the input clock signal, the count value NC divider is parallel preset adding counter to the design is completed, the method is to count the number of overflow bit load signal with a preset phase to give
To Search:
File list (Check if you may need any files):
Example5\exp5.qpf
........\exp5.qsf
........\exp5.vhd
Example5
Download