Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fft_analyze Download
 Description: Achiving FFT by using Altera IP Core,you can observe the signal by the embedded logic analyzer Signal Tap II,as for A/D device, it s suitable for a parllarel 8 bits A/D device.
 Downloaders recently: [More information of uploader 常泽文]
 To Search:
File list (Check if you may need any files):
 

fft_analyze\db\add_sub_gnj.tdf
...........\..\add_sub_mnj.tdf
...........\..\add_sub_p3k.tdf
...........\..\altsyncram_0tf1.tdf
...........\..\altsyncram_4b72.tdf
...........\..\altsyncram_4ou3.tdf
...........\..\altsyncram_5b72.tdf
...........\..\altsyncram_6124.tdf
...........\..\altsyncram_6491.tdf
...........\..\altsyncram_6b72.tdf
...........\..\altsyncram_7491.tdf
...........\..\altsyncram_8491.tdf
...........\..\altsyncram_9b72.tdf
...........\..\altsyncram_a124.tdf
...........\..\altsyncram_ab72.tdf
...........\..\altsyncram_au14.tdf
...........\..\altsyncram_b491.tdf
...........\..\altsyncram_bb72.tdf
...........\..\altsyncram_c491.tdf
...........\..\altsyncram_d491.tdf
...........\..\altsyncram_kr14.tdf
...........\..\altsyncram_lr14.tdf
...........\..\altsyncram_ng72.tdf
...........\..\altsyncram_og72.tdf
...........\..\altsyncram_pg72.tdf
...........\..\altsyncram_q024.tdf
...........\..\altsyncram_sg72.tdf
...........\..\altsyncram_snu3.tdf
...........\..\altsyncram_tg72.tdf
...........\..\altsyncram_ug72.tdf
...........\..\a_dpfifo_po81.tdf
...........\..\cmpr_gs8.tdf
...........\..\cmpr_ngc.tdf
...........\..\cmpr_qgc.tdf
...........\..\cmpr_rgc.tdf
...........\..\cntr_1fi.tdf
...........\..\cntr_23j.tdf
...........\..\cntr_9gi.tdf
...........\..\cntr_ao7.tdf
...........\..\cntr_fgi.tdf
...........\..\cntr_ggi.tdf
...........\..\cntr_h6j.tdf
...........\..\cntr_hgi.tdf
...........\..\cntr_igi.tdf
...........\..\cntr_jgi.tdf
...........\..\cntr_l6j.tdf
...........\..\cntr_m9j.tdf
...........\..\cntr_o9j.tdf
...........\..\cntr_tnb.tdf
...........\..\cntr_unb.tdf
...........\..\cntr_vei.tdf
...........\..\decode_dvf.tdf
...........\..\ded_mult_p391.tdf
...........\..\dffpipe_b3c.tdf
...........\..\fft_analyze.amm.cdb
...........\..\fft_analyze.asm.qmsg
...........\..\fft_analyze.asm.rdb
...........\..\fft_analyze.asm_labs.ddb
...........\..\fft_analyze.cbx.xml
...........\..\fft_analyze.cmp.bpm
...........\..\fft_analyze.cmp.cdb
...........\..\fft_analyze.cmp.hdb
...........\..\fft_analyze.cmp.kpt
...........\..\fft_analyze.cmp.logdb
...........\..\fft_analyze.cmp.rdb
...........\..\fft_analyze.cmp_merge.kpt
...........\..\fft_analyze.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...........\..\fft_analyze.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
...........\..\fft_analyze.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
...........\..\fft_analyze.db_info
...........\..\fft_analyze.eda.qmsg
...........\..\fft_analyze.fit.qmsg
...........\..\fft_analyze.hier_info
...........\..\fft_analyze.hif
...........\..\fft_analyze.idb.cdb
...........\..\fft_analyze.lpc.html
...........\..\fft_analyze.lpc.rdb
...........\..\fft_analyze.lpc.txt
...........\..\fft_analyze.map.bpm
...........\..\fft_analyze.map.cdb
...........\..\fft_analyze.map.hdb
...........\..\fft_analyze.map.kpt
...........\..\fft_analyze.map.logdb
...........\..\fft_analyze.map.qmsg
...........\..\fft_analyze.map_bb.cdb
...........\..\fft_analyze.map_bb.hdb
...........\..\fft_analyze.map_bb.logdb
...........\..\fft_analyze.pre_map.cdb
...........\..\fft_analyze.pre_map.hdb
...........\..\fft_analyze.rtlv.hdb
...........\..\fft_analyze.rtlv_sg.cdb
...........\..\fft_analyze.rtlv_sg_swap.cdb
...........\..\fft_analyze.sgdiff.cdb
...........\..\fft_analyze.sgdiff.hdb
...........\..\fft_analyze.sld_design_entry.sci
...........\..\fft_analyze.sld_design_entry_dsc.sci
...........\..\fft_analyze.smart_action.txt
...........\..\fft_analyze.smp_dump.txt
...........\..\fft_analyze.sta.qmsg
...........\..\fft_analyze.sta.rdb
    

CodeBus www.codebus.net