Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: liushuideng Download
 Description: CPLD-based water lights to achieve using VHDL language programming, blinking interval of 0.5 seconds.
 Downloaders recently: [More information of uploader 孙大幕]
 To Search:
File list (Check if you may need any files):
 

5liushuideng
............\db
............\..\led_lsd.db_info
............\..\led_lsd.sld_design_entry.sci
............\..\prev_cmp_led_lsd.asm.qmsg
............\..\prev_cmp_led_lsd.fit.qmsg
............\..\prev_cmp_led_lsd.map.qmsg
............\..\prev_cmp_led_lsd.qmsg
............\..\prev_cmp_led_lsd.tan.qmsg
............\incremental_db
............\..............\compiled_partitions
............\..............\...................\led_lsd.db_info
............\..............\...................\led_lsd.root_partition.map.kpt
............\..............\README
............\led_lsd.asm.rpt
............\led_lsd.cdf
............\led_lsd.done
............\led_lsd.fit.rpt
............\led_lsd.fit.smsg
............\led_lsd.fit.summary
............\led_lsd.flow.rpt
............\led_lsd.map.rpt
............\led_lsd.map.summary
............\led_lsd.pin
............\led_lsd.pof
............\led_lsd.qpf
............\led_lsd.qsf
............\led_lsd.qws
............\led_lsd.tan.rpt
............\led_lsd.tan.summary
............\led_lsd.vhd
............\led_lsd_assignment_defaults.qdf
    

CodeBus www.codebus.net