Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: NC-divider-design Download
 Description: NC divider design
 Downloaders recently: [More information of uploader 漆广文]
 To Search:
File list (Check if you may need any files):
 

NC divider design\example5\exp5.asm.rpt
.................\........\exp5.done
.................\........\exp5.eda.rpt
.................\........\exp5.fit.eqn
.................\........\exp5.fit.rpt
.................\........\exp5.fit.smsg
.................\........\exp5.fit.summary
.................\........\exp5.flow.rpt
.................\........\exp5.map.eqn
.................\........\exp5.map.rpt
.................\........\exp5.map.summary
.................\........\exp5.pin
.................\........\exp5.pof
.................\........\exp5.qpf
.................\........\exp5.qsf
.................\........\exp5.qws
.................\........\exp5.sof
.................\........\exp5.sta.rpt
.................\........\exp5.sta.summary
.................\........\exp5.tan.rpt
.................\........\exp5.tan.summary
.................\........\exp5.vhd
.................\........\exp5_assignment_defaults.qdf
.................\........\incremental_db\compiled_partitions\exp5.root_partition.map.kpt
.................\........\..............\README
.................\........\simulation\modelsim\exp5.sft
.................\........\..........\........\exp5.vho
.................\........\..........\........\exp5_8_1200mv_0c_vhd_slow.sdo
.................\........\..........\........\exp5_8_1200mv_85c_vhd_slow.sdo
.................\........\..........\........\exp5_min_1200mv_0c_vhd_fast.sdo
.................\........\..........\........\exp5_modelsim.xrf
.................\........\..........\........\exp5_vhd.sdo
.................\........\timing\primetime\exp5.vho
.................\........\......\.........\exp5_pt_vhd.tcl
.................\........\......\.........\exp5_vhd.sdo
.................\NC divider design.docx
.................\example5\incremental_db\compiled_partitions
.................\........\simulation\modelsim
.................\........\timing\primetime
.................\........\db
.................\........\incremental_db
.................\........\simulation
.................\........\timing
.................\example5
NC divider design
    

CodeBus www.codebus.net