Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Sunhaibo Download
 Description: PCI9054 read and write, which includes dual port RAM, as well as the use of registers
 Downloaders recently: [More information of uploader 孙悦]
 To Search:
File list (Check if you may need any files):
 

Sunhaibo\haibo.bgn
........\haibo.bit
........\haibo.bld
........\haibo.cmd_log
........\haibo.drc
........\haibo.lso
........\haibo.ncd
........\haibo.ngc
........\haibo.ngd
........\haibo.ngr
........\haibo.pad
........\haibo.par
........\haibo.pcf
........\haibo.prj
........\haibo.ptwx
........\haibo.stx
........\haibo.syr
........\haibo.twr
........\haibo.twx
........\haibo.unroutes
........\haibo.ut
........\haibo.vhd
........\haibo.xpi
........\haibo.xst
........\haibo_bitgen.xwbt
........\haibo_envsettings.html
........\haibo_guide.ncd
........\haibo_map.map
........\haibo_map.mrp
........\haibo_map.ncd
........\haibo_map.ngm
........\haibo_map.xrpt
........\haibo_ngdbuild.xrpt
........\haibo_pad.csv
........\haibo_pad.txt
........\haibo_par.xrpt
........\haibo_summary.html
........\haibo_summary.xml
........\haibo_usage.xml
........\haibo_xst.xrpt
........\ipcore\ipcore.gise
........\......\ipcore.xise
........\......\......_dir\coregen.log
........\......\..........\create_frame_ram.tcl
........\......\..........\tmp\_cg\_dbg\xil_203.in
........\......\..........\...\...\....\xil_203.out
........\......\..........\_xmsgs\cg.xmsgs
........\......\.seconfig\ipcore.projectmgr
........\......\_xmsgs\pn_parser.xmsgs
........\......_dir\coregen.cgp
........\..........\coregen.log
........\..........\create_frame_ram.tcl
........\..........\create_icon.tcl
........\..........\create_ila.tcl
........\..........\edit_frame_ram.tcl
........\..........\frame_ram\blk_mem_gen_v7_3_readme.txt
........\..........\.........\doc\blk_mem_gen_v7_3_vinfo.html
........\..........\.........\...\pg058-blk-mem-gen.pdf
........\..........\.........\example_design\frame_ram_exdes.ucf
........\..........\.........\..............\frame_ram_exdes.vhd
........\..........\.........\..............\frame_ram_exdes.xdc
........\..........\.........\..............\frame_ram_prod.vhd
........\..........\.........\implement\implement.bat
........\..........\.........\.........\implement.sh
........\..........\.........\.........\planAhead_ise.bat
........\..........\.........\.........\planAhead_ise.sh
........\..........\.........\.........\planAhead_ise.tcl
........\..........\.........\.........\xst.prj
........\..........\.........\.........\xst.scr
........\..........\.........\simulation\addr_gen.vhd
........\..........\.........\..........\bmg_stim_gen.vhd
........\..........\.........\..........\bmg_tb_pkg.vhd
........\..........\.........\..........\checker.vhd
........\..........\.........\..........\data_gen.vhd
........\..........\.........\..........\frame_ram_synth.vhd
........\..........\.........\..........\frame_ram_tb.vhd
........\..........\.........\..........\.unctional\simcmds.tcl
........\..........\.........\..........\..........\simulate_isim.bat
........\..........\.........\..........\..........\simulate_mti.bat
........\..........\.........\..........\..........\simulate_mti.do
........\..........\.........\..........\..........\simulate_mti.sh
........\..........\.........\..........\..........\simulate_ncsim.sh
........\..........\.........\..........\..........\simulate_vcs.sh
........\..........\.........\..........\..........\ucli_commands.key
........\..........\.........\..........\..........\vcs_session.tcl
........\..........\.........\..........\..........\wave_mti.do
........\..........\.........\..........\..........\wave_ncsim.sv
........\..........\.........\..........\random.vhd
........\..........\.........\..........\timing\simcmds.tcl
........\..........\.........\..........\......\simulate_isim.bat
........\..........\.........\..........\......\simulate_mti.bat
........\..........\.........\..........\......\simulate_mti.do
........\..........\.........\..........\......\simulate_mti.sh
........\..........\.........\..........\......\simulate_ncsim.sh
........\..........\.........\..........\......\simulate_vcs.sh
........\..........\.........\..........\......\ucli_commands.key
........\..........\.........\..........\......\vcs_session.tcl
........\..........\.........\..........\......\wave_mti

CodeBus www.codebus.net