Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: m Download
 Description: It is written vhdl 7 m sequence generation process, can produce more for the analogy. The m-sequence can be used as an input test signal, it can simulate noise.
 Downloaders recently: [More information of uploader 殷超]
 To Search:
File list (Check if you may need any files):
 

cnc.vhd
M_number.vhd
    

CodeBus www.codebus.net