Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: state-machine Download
 Description: A simple realization of a vending machine with verilog state machine design, there are design principles introduced word
 Downloaders recently: [More information of uploader csy]
 To Search:
File list (Check if you may need any files): 
 

状态机设计\state_machine_1.v
..........\state_machine_tb.txt
..........\state_machine_tb.v
..........\wave3.bmp
..........\实验二图.doc
..........\实验报告二.doc
状态机设计

CodeBus www.codebus.net