Description: This paper introduces an FPGA-based controller design multi memory chip data acquisition board. The card through a line with ATA-6 standard IDE interface, using PIO mode data acquisition board and PC connectivity. FPGA control through a high-speed AD data acquisition, data collected through four parallel electronic disk storage, high-speed large-capacity data acquisition. Article focuses on the introduction of electronic trading methods to read and write in parallel with the FPGA control
To Search:
File list (Check if you may need any files):
采集大数据系统设计
..................\基于FPGA的并行FLASH高速_大容量数据采集系统_吴瑞斌.pdf
..................\弹载大容量多参数测试仪的研制_陈文辉.caj
Download