Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDL Download
 Description: First design sequence generator sequence: 101 0001101010 redesign sequence detector to detect sequence generator sequence, if the same signal is detected with the preset test signal output " 1" , otherwise " 0" , and the detection display signal out.
 Downloaders recently: [More information of uploader yinyu]
 To Search:
File list (Check if you may need any files):
 

VHDL序列检测器.pdf
    

CodeBus www.codebus.net