Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: asyn_fifo Download
 Description: asyn_fifo include detailed instruction,Synchronous FIFO for TPRAM
 Downloaders recently: [More information of uploader 杨莉莉]
 To Search:
File list (Check if you may need any files):
 

asyn_fifo
.........\asyn_fifo.asm.rpt
.........\asyn_fifo.done
.........\asyn_fifo.fit.rpt
.........\asyn_fifo.fit.smsg
.........\asyn_fifo.fit.summary
.........\asyn_fifo.flow.rpt
.........\asyn_fifo.map.rpt
.........\asyn_fifo.map.smsg
.........\asyn_fifo.map.summary
.........\asyn_fifo.pin
.........\asyn_fifo.pof
.........\asyn_fifo.qpf
.........\asyn_fifo.qpf.bak
.........\asyn_fifo.qsf
.........\asyn_fifo.qsf.bak
.........\asyn_fifo.qws
.........\asyn_fifo.sof
.........\asyn_fifo.tan.rpt
.........\asyn_fifo.tan.summary
.........\asyn_fifo_assignment_defaults.qdf
.........\db
.........\..\asyn_fifo.db_info
.........\..\asyn_fifo.sld_design_entry.sci
.........\..\gray2bin.db_info
.........\..\gray2bin.eco.cdb
.........\..\gray2bin.sld_design_entry.sci
.........\..\prev_cmp_asyn_fifo.asm.qmsg
.........\..\prev_cmp_asyn_fifo.fit.qmsg
.........\..\prev_cmp_asyn_fifo.map.qmsg
.........\..\prev_cmp_asyn_fifo.qmsg
.........\..\prev_cmp_asyn_fifo.tan.qmsg
.........\..\prev_cmp_syn_fifo.map.qmsg
.........\..\prev_cmp_syn_fifo.qmsg
.........\..\syn_fifo.cbx.xml
.........\..\syn_fifo.cmp.rdb
.........\..\syn_fifo.dbp
.........\..\syn_fifo.db_info
.........\..\syn_fifo.eco.cdb
.........\..\syn_fifo.hier_info
.........\..\syn_fifo.hif
.........\..\syn_fifo.map.bpm
.........\..\syn_fifo.map.cdb
.........\..\syn_fifo.map.ecobp
.........\..\syn_fifo.map.hdb
.........\..\syn_fifo.map.logdb
.........\..\syn_fifo.map.qmsg
.........\..\syn_fifo.map_bb.cdb
.........\..\syn_fifo.map_bb.hdb
.........\..\syn_fifo.map_bb.logdb
.........\..\syn_fifo.pre_map.cdb
.........\..\syn_fifo.pre_map.hdb
.........\..\syn_fifo.psp
.........\..\syn_fifo.pss
.........\..\syn_fifo.rpp.qmsg
.........\..\syn_fifo.rtlv.hdb
.........\..\syn_fifo.rtlv_sg.cdb
.........\..\syn_fifo.rtlv_sg_swap.cdb
.........\..\syn_fifo.sgate.rvd
.........\..\syn_fifo.sgate_sm.rvd
.........\..\syn_fifo.sgdiff.cdb
.........\..\syn_fifo.sgdiff.hdb
.........\..\syn_fifo.sld_design_entry.sci
.........\..\syn_fifo.sld_design_entry_dsc.sci
.........\..\syn_fifo.syn_hier_info
.........\..\syn_fifo.tis_db_list.ddb
.........\RTL
.........\...\asyn_fifo.jpg
.........\...\asyn_fifo.v
.........\...\asyn_fifo.v.bak
.........\...\bin2gray.v
.........\...\gray2bin.v
.........\...\syn_fifo.v.bak
.........\详细设计方案
.........\............\详细设计方案_asyn_fifo.doc
    

CodeBus www.codebus.net