Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: JiShuQi Download
 Description: It implements a stopwatch counter input 2MHZ clock, using VHDL language
 Downloaders recently: [More information of uploader 黄予]
 To Search:
File list (Check if you may need any files):
 

JiShuQi\counter.qpf
.......\counter.qsf
.......\counter.qws
.......\counter.vhd
.......\counter.vhd.bak
.......\counter_4.vhd
.......\counter_4.vhd.bak
.......\count_1s.vhd
.......\count_1s.vhd.bak
.......\db\.cmp.kpt
.......\..\counter.asm.qmsg
.......\..\counter.asm.rdb
.......\..\counter.asm_labs.ddb
.......\..\counter.cmp.cdb
.......\..\counter.cmp.hdb
.......\..\counter.cmp.idb
.......\..\counter.cmp.logdb
.......\..\counter.cmp.rdb
.......\..\counter.cmp0.ddb
.......\..\counter.db_info
.......\..\counter.eda.qmsg
.......\..\counter.fit.qmsg
.......\..\counter.hier_info
.......\..\counter.hif
.......\..\counter.logic_util_heuristic.dat
.......\..\counter.lpc.html
.......\..\counter.lpc.rdb
.......\..\counter.lpc.txt
.......\..\counter.map.cdb
.......\..\counter.map.hdb
.......\..\counter.map.logdb
.......\..\counter.map.qmsg
.......\..\counter.map.rdb
.......\..\counter.pplq.rdb
.......\..\counter.pre_map.hdb
.......\..\counter.pti_db_list.ddb
.......\..\counter.root_partition.map.reg_db.cdb
.......\..\counter.routing.rdb
.......\..\counter.rtlv.hdb
.......\..\counter.rtlv_sg.cdb
.......\..\counter.rtlv_sg_swap.cdb
.......\..\counter.sld_design_entry.sci
.......\..\counter.sld_design_entry_dsc.sci
.......\..\counter.smart_action.txt
.......\..\counter.sta.qmsg
.......\..\counter.sta.rdb
.......\..\counter.sta_cmp.5_slow.tdb
.......\..\counter.tis_db_list.ddb
.......\..\counter.tmw_info
.......\..\counter.vpr.ammdb
.......\..\prev_cmp_counter.qmsg
.......\decoder.vhd
.......\decoder.vhd.bak
.......\DFlipFlop.vhd
.......\DFlipFlop.vhd.bak
.......\incremental_db\compiled_partitions\counter.db_info
.......\..............\...................\counter.root_partition.map.kpt
.......\..............\README
.......\output_files\Chain14.cdf
.......\............\Chain15.cdf
.......\............\Chain16.cdf
.......\............\Chain9.cdf
.......\............\counter.asm.rpt
.......\............\counter.done
.......\............\counter.eda.rpt
.......\............\counter.fit.rpt
.......\............\counter.fit.smsg
.......\............\counter.fit.summary
.......\............\counter.flow.rpt
.......\............\counter.jdi
.......\............\counter.map.rpt
.......\............\counter.map.summary
.......\............\counter.pin
.......\............\counter.pof
.......\............\counter.sta.rpt
.......\............\counter.sta.summary
.......\............\Waveform.vwf
.......\simulation\modelsim\counter.sft
.......\..........\........\counter.vho
.......\..........\........\counter_modelsim.xrf
.......\..........\........\counter_vhd.sdo
.......\..........\qsim\counter.do
.......\..........\....\counter.msim.vcd
.......\..........\....\counter.sft
.......\..........\....\counter.vo
.......\..........\....\counter_20150507201030.sim.vwf
.......\..........\....\counter_20150508170445.sim.vwf
.......\..........\....\counter_20150508171511.sim.vwf
.......\..........\....\counter_20150508171714.sim.vwf
.......\..........\....\counter_20150508173241.sim.vwf
.......\..........\....\counter_20150508173357.sim.vwf
.......\..........\....\counter_modelsim.xrf
.......\..........\....\transcript
.......\..........\....\Waveform.vwf.vt
.......\..........\....\Waveform1.vwf.vt
.......\..........\....\work\_info
.......\..........\....\....\_lib.qdb
.......\..........\....\....\_lib1_2.qdb
.......\..........\....\....\_lib1_2.qpg
.......\..........\....\....\_lib1_2.qtl
    

CodeBus www.codebus.net