Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: traffic Download
 Description: Automatic traffic control systems, to design a main, branch roads intersection traffic lights automatically control chip. When the trunk and branch roads requires no vehicle traffic, roads should be kept clear, bright green, red branch roads. If no car trunk, branch roads have a car, then the branch roads to allow access, main road red light, green light branch roads. If the car trunk and branch roads are required pass, then they should alternate access and request access roads every 30 seconds, 20 seconds pass each branch roads, and displays the remaining time. Each time the green light becomes red, yellow light should be 3 seconds and displays the time remaining green and yellow.
 Downloaders recently: [More information of uploader 李龙]
 To Search:
File list (Check if you may need any files):
 

traffic\traffic.cr.mti
.......\traffic.mpf
.......\traffic.v
.......\traffic.v.bak
.......\traffic_tb.v
.......\traffic_tb.v.bak
.......\transcript
.......\vsim.wlf
.......\work\traffic\verilog.asm
.......\....\.......\_primary.dat
.......\....\.......\_primary.vhd
.......\....\......._tb\verilog.asm
.......\....\..........\_primary.dat
.......\....\..........\_primary.vhd
.......\....\_info
.......\....\traffic
.......\....\traffic_tb
.......\....\_temp
.......\work
traffic
    

CodeBus www.codebus.net