Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: Module based on FPGA DDS waveform,Adjustable frequency phase
 Downloaders recently: [More information of uploader 常云鹏]
 To Search:
File list (Check if you may need any files):
 

DDS\adder32.bsf
...\adder32.vhd
...\db\altsyncram_4r91.tdf
...\..\DDS.db_info
...\..\DDS.sld_design_entry.sci
...\..\decode_c8a.tdf
...\..\logic_util_heursitic.dat
...\..\mux_iob.tdf
...\..\prev_cmp_DDS.qmsg
...\DDS.bdf
...\DDS.qpf
...\DDS.qsf
...\DDS.qws
...\DDS.sdc
...\DDS_nativelink_simulation.rpt
...\freq.bsf
...\freq.vhd
...\greybox_tmp\cbx_args.txt
...\incremental_db\compiled_partitions\DDS.db_info
...\..............\README
...\output_files\DDS.asm.rpt
...\............\DDS.done
...\............\DDS.eda.rpt
...\............\DDS.fit.rpt
...\............\DDS.fit.smsg
...\............\DDS.fit.summary
...\............\DDS.flow.rpt
...\............\DDS.jdi
...\............\DDS.map.rpt
...\............\DDS.map.summary
...\............\DDS.pin
...\............\DDS.sof
...\............\DDS.sta.rpt
...\............\DDS.sta.summary
...\reg32.bsf
...\reg32.vhd
...\rom.bsf
...\rom.cmp
...\rom.qip
...\rom.vhd
...\sawtooth.mif
...\SDC1.sdc
...\simulation\modelsim\DDS.sft
...\..........\........\DDS.vho
...\..........\........\DDS_8_1200mv_0c_slow.vho
...\..........\........\DDS_8_1200mv_0c_vhd_slow.sdo
...\..........\........\DDS_8_1200mv_85c_slow.vho
...\..........\........\DDS_8_1200mv_85c_vhd_slow.sdo
...\..........\........\DDS_min_1200mv_0c_fast.vho
...\..........\........\DDS_min_1200mv_0c_vhd_fast.sdo
...\..........\........\DDS_modelsim.xrf
...\..........\........\DDS_vhd.sdo
...\sin.mif
...\square.mif
...\triangle.mif
...\incremental_db\compiled_partitions
...\simulation\modelsim
...\db
...\greybox_tmp
...\incremental_db
...\output_files
...\simulation
DDS
    

CodeBus www.codebus.net