Description: 3-to-8 line decoder, ENA is designed using Verilog HDL the decoder enable control terminal, when ena = 1 time decoder, ENA = 0 time decoder is disabled, 8 outputs are high 8D latch with tri-state output level using Verilog HDL design.
To Search:
File list (Check if you may need any files):
新建 文本文档 (2).txt
Download